|
|
PDF 74LVTH322374 Data sheet ( Hoja de datos )
| Número de pieza | 74LVTH322374 | |
| Descripción | Low Voltage 32-Bit D-Type Flip-Flop with 3-STATE Outputs and 25 Series Resistors in the Outputs (Preliminary) | |
| Fabricantes | Fairchild Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de 74LVTH322374 (archivo pdf) en la parte inferior de esta página. Total 6 Páginas | ||
|
No Preview Available !
Preliminary
February 2001
Revised August 2001
74LVTH322374
Low Voltage 32-Bit D-Type Flip-Flop
with 3-STATE Outputs
and 25Ω Series Resistors in the Outputs (Preliminary)
General Description
The LVTH322374 contains thirty-two non-inverting D-type
flip-flops with 3-STATE outputs and is intended for bus ori-
ented applications. The device is byte controlled. A buff-
ered clock (CP) and Output Enable (OE) are common to
each byte and can be shorted together for full 32-bit opera-
tion.
The LVTH322374 is designed with equivalent 25Ω series
resistance in both the HIGH and LOW states of the output.
This design reduces line noise in applications such as
memory address drivers, clock drivers, and bus transceiv-
ers/transmitters.
The LVTH322374 data inputs include bushold, eliminating
the need for external pull-up resistors to hold unused
inputs.
These flip-flops are designed for low voltage (3.3V) VCC
applications, but with the capability to provide a TTL inter-
face to a 5V environment. The LVTH322374 is fabricated
with an advanced BiCMOS technology to achieve high
speed operation similar to 5V ABT while maintaining a low
power dissipation.
Features
s Input and output interface capability to systems at
5V VCC
s Bushold data inputs eliminate the need for external pull-
up resistors to hold unused inputs
s Live insertion/extraction permitted
s Power Up/Power Down high impedance provides glitch-
free bus loading
s Outputs include equivalent series resistance of 25Ω to
make external termination resistors unnecessary and
reduce overshoot and undershoot
s ESD performance:
Human-body model > 2000V
Machine model > 200V
Charged-device model > 1000V
s Packaged in plastic Fine-Pitch Ball Grid Array (FBGA)
(Preliminary)
Ordering Code:
Order Number Package Number
Package Description
74LVTH322374GX
(Note 1)
BGA96A
96-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
(Preliminary) [Tape and Reel]
Note 1: BGA package available in Tape and Reel only.
Logic Symbol
© 2001 Fairchild Semiconductor Corporation DS500429
www.fairchildsemi.com
1 page  
DC Electrical Characteristics (Continued)
Preliminary
Symbol
Parameter
ICCZ+
Power Supply Current
(VCC1 or VCC2)
VCC T A = −40°C to +85°C Units
(V) Min Max
3.6
0.19
mA
∆ICC
Increase in Power Supply Current (VCC1 or VCC2)
(Note 6)
3.6
0.2 mA
Note 4: An external driver must source at least the specified current to switch from LOW-to-HIGH.
Note 5: An external driver must sink at least the specified current to switch from HIGH-to-LOW.
Note 6: This is the increase in supply current for each input that is at the specified voltage level rather than VCC or GND.
Conditions
VCC ≤ VO ≤ 5.5V,
Outputs Disabled
One Input at VCC − 0.6V
Other Inputs at VCC or GND
Dynamic Switching Characteristics (Note 7)
Symbol
Parameter
VCC TA = 25°C
Units
(V) Min Typ Max
VOLP
Quiet Output Maximum Dynamic VOL
3.3
0.8
V
VOLV
Quiet Output Minimum Dynamic VOL
3.3
−0.8
V
Note 7: Characterized in SSOP package. Guaranteed parameter, but not tested.
Note 8: Max number of outputs defined as (n). n−1 data inputs are driven 0V to 3V. Output under test held LOW.
Conditions
CL = 50 pF, RL = 500Ω
(Note 8)
(Note 8)
AC Electrical Characteristics
Symbol
Parameter
fMAX
tPHL
tPLH
tPZL
tPZH
tPLZ
tPHZ
tS
tH
tW
Maximum Clock Frequency
Propagation Delay
CP to On
Output Enable Time
Output Disable Time
Setup Time
Hold Time
Pulse Width
TA = −40°C to +85°C, CL = 50 pF, RL = 500Ω
VCC = 3.3V ± 0.3V
VCC = 2.7V
Min Max Min Max
160 160
2.2 4.9 2.2 5.1
2.0 5.3 2.0 6.2
1.8 4.9 1.8 6.0
1.8 5.6 1.8 6.9
2.0 5.0 2.0 5.1
2.4 5.4 2.4 5.7
1.8 2.0
0.8 0.1
3.0 3.0
Units
MHz
ns
ns
ns
ns
ns
ns
Capacitance (Note 9)
Symbol
Parameter
Conditions
CIN Input Capacitance
VCC = OPEN, VI = 0V or VCC
COUT
Output Capacitance
VCC = 3.0V, VO = 0V or VCC
Note 9: Capacitance is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.
Typical
4
8
Units
pF
pF
5 www.fairchildsemi.com
5 Page | ||
| Páginas | Total 6 Páginas | |
| PDF Descargar | [ Datasheet 74LVTH322374.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| 74LVTH322373 | Low Voltage 32-Bit Transparent Latch with 3-STATE Outputs and 25ohm Series Resistors in the Outputs | Fairchild Semiconductor |
| 74LVTH322373G | Low Voltage 32-Bit Transparent Latch with 3-STATE Outputs and 25 Series Resistors in the Outputs | Fairchild Semiconductor |
| 74LVTH322374 | Low Voltage 32-Bit D-Type Flip-Flop with 3-STATE Outputs and 25 Series Resistors in the Outputs (Preliminary) | Fairchild Semiconductor |
| 74LVTH322374GX | Low Voltage 32-Bit D-Type Flip-Flop with 3-STATE Outputs and 25 Series Resistors in the Outputs (Preliminary) | Fairchild Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |