|
|
PDF 74LVC841APW Data sheet ( Hoja de datos )
| Número de pieza | 74LVC841APW | |
| Descripción | 10-bit transparent latch with 5-volt tolerant inputs/outputs 3-State | |
| Fabricantes | NXP Semiconductors | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de 74LVC841APW (archivo pdf) en la parte inferior de esta página. Total 10 Páginas | ||
|
No Preview Available !
INTEGRATED CIRCUITS
74LVC841A
10-bit transparent latch with 5-volt
tolerant inputs/outputs (3-State)
Product specification
IC24 Data Handbook
1998 Jun 17
Philips
Semiconductors
1 page  
Philips Semiconductors
10-bit transparent latch with 5-volt tolerant
inputs/outputs (3-State)
Product specification
74LVC841A
DC ELECTRICAL CHARACTERISTICS
Over recommended operating conditions voltages are referenced to GND (ground = 0V)
SYMBOL
PARAMETER
TEST CONDITIONS
VIH HIGH level Input voltage
VIL LOW level Input voltage
VOH HIGH level output voltage
VOL LOW level output voltage
VCC = 1.2V
VCC = 2.7 to 3.6V
VCC = 1.2V
VCC = 2.7 to 3.6V
VCC = 2.7V; VI = VIH or VIL; IO = –12mA
VCC = 3.0V; VI = VIH or VIL; IO = –100µA
VCC = 3.0V; VI = VIH or VIL; IO = –18mA
VCC = 3.0V; VI = VIH or VIL; IO = –24mA
VCC = 2.7V; VI = VIH or VIL; IO = 12mA
VCC = 3.0V; VI = VIH or VIL; IO = 100µA
VCC = 3.0V; VI = VIH or VIL; IO = 24mA
II Input leakage current
VCC = 3.6V; VI = 5.5V or GND
IOZ 3-State output OFF-state current
VCC = 3.6V; VI = VIH or VIL; VO = VCC or GND
ICC Quiescent supply current
VCC = 3.6V; VI = VCC or GND; IO = 0
∆ICC
Additional quiescent supply current per
input pin
VCC = 2.7V to 3.6V; VI = VCC –0.6V; IO = 0
NOTE:
1 All typical values are at VCC = 3.3V and Tamb = 25°C.
LIMITS
Temp = -40°C to +85°C
MIN TYP1 MAX
VCC
2.0
GND
0.8
VCC*0.5
VCC*0.2
VCC*0.6
VCC*1.0
VCC
0.40
GND 0.20
0.55
"0.1 "5
0.1 "5
0.1 10
5 500
UNIT
V
V
V
V
µA
µA
µA
µA
AC CHARACTERISTICS
GND = 0 V; tr = tf v 2.5 ns; CL = 50 pF; RL = 500W; Tamb = –40_C to +85_C
SYMBOL
PARAMETER
WAVEFORM
tPHL/tPLH
Propagation delay
Dn to Qn
tPHL/tPLH
Propagation delay
LE to Qn
tPZH/tPZL
3-state output enable time
OE to Qn
tPHZ/tPLZ
3-state output disable time
OE to Qn
tw LE pulse width, HIGH
tsu
Set-up time
Dn to LE
th
Hold time
Dn to LE
NOTE:
1 All typical values are at VCC = 3.3V and Tamb = 25°C.
Figures 1, 5
Figures 2, 5
Figures 3, 5
Figures 3, 5
Figure 4
Figure 4
Figure 4
LIMITS
VCC = 3.3V ±0.3V
MIN
TYP1
MAX
1.5 4.5 6.7
1.5 4.9 7.6
1.5 5.4 7.9
1.5 3.8 5.9
2.0 0.7
–
2.0 0.5
–
1.0 –0.5
–
VCC = 2.7V
MIN MAX
1.5 7.5
1.5 8.6
1.5 8.9
1.5 6.9
2.0
2.0
1.0
UNIT
ns
ns
ns
ns
ns
ns
ns
1998 Jun 17
5
5 Page | ||
| Páginas | Total 10 Páginas | |
| PDF Descargar | [ Datasheet 74LVC841APW.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| 74LVC841APW | 10-bit transparent latch with 5-volt tolerant inputs/outputs 3-State | NXP Semiconductors |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |