|
|
PDF M62361FP Data sheet ( Hoja de datos )
| Número de pieza | M62361FP | |
| Descripción | 8-BIT 6CH D-A CONVERTER WITH BUFFER AMPLIFIERS | |
| Fabricantes | Mitsubishi | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de M62361FP (archivo pdf) en la parte inferior de esta página. Total 8 Páginas | ||
|
No Preview Available !
MITSUBISHI<Dig.Ana.INTERFACE>
M62361FP
8-BIT 6CH D-A CONVERTER WITH BUFFER AMPLIFIERS
DESCRIPTION
The M62361FP is a Bi-CMOS semiconductor IC,containing 6
channels of 8-bit D-A converters(DAC),with a buffer operational
amplifier provided in the output of each channel.It is easy to use
due to serial data input, and three-pin(DT,CK,ST)connection with
microcomputer.
This IC is designed to be operable when chip select data
contained in the 15-bit data conforms to the state of the CS
terminal.Accordingly,the IC can process data by strobe signals
common with other devices connected to the bus of
microcomputer, and does not involve an microcomputer port to
drive the IC.The inputs are connected to a level shift circuit so
that the input threshold level does not depend on supply
voltage.The IC also contains an initialization function to reset
output(0 scale)when power is turned ON or drops.
PIN CONFIGURATION (TOP VIEW)
DK 1
CK 2
ST 3
CS 4
NC 5
D.G 6
A.G 7
Vss 8
16 VDD
15 Ao1
14 Ao2
13 Ao3
12 Ao4
11 Ao5
10 Ao6
9 VREF
Outline 16P2N-A
FEATURES
•Output buffer operational amplifier provided in each channel
•15-bit serial data input
•6 channels of R-2R and segment type 8-bit DAC
•Chip select terminal
•Power-on reset function
NC:NO CONNECTION
APPLICATION
Digital-analog conversion in industrial or home-use electric
equipment.
Automatic control in combination with EEROM and
microcomputer(Substitute for conventional semi-fixed
resistor)
Signal gain setting of display monitor and CTV.
BLOCK DIAGRAM
DT 1
CK 2
ST 3
CS 4
LEVEL
SHIFT
RESET
CIRCUIT
15-BIT SHIFT RESISTER
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
4
COMPARATOR
DECODER
6
8
8-BIT
LATCH
8-BIT DAC
8-BIT
LATCH
8-BIT DAC
8-BIT
LATCH
8-BIT DAC
8-BIT
LATCH
8-BIT DAC
8-BIT
LATCH
8-BIT DAC
8-BIT
LATCH
8-BIT DAC
16 VDD
6 D.G
9 VREF
8 VSS
7 A.G
15 14 13 12
Ao1 Ao2 Ao3 Ao4
MITSUBISHI
ELECTRIC
11 10
Ao5 Ao6
( 1 /8)
1 page  
MITSUBISHI<Dig.Ana.INTERFACE>
M62361FP
8-BIT 6CH D-A CONVERTER WITH BUFFER AMPLIFIERS
DESCRIPTION OF OPERATION
1.Level shift circuit
The logical operation in the IC is controlled by VREF voltage.
Therefore,the logical level of input is shifted to DG(Low)or
VREF(High),regardless of fluctuating VDD.
2.15-bit shift register
Data necessary for setting DAC is serially input.The data is
input at positive edge of CK signal.The register is capable of
retaining 15-bit data consisting of 3 blocks:DAC data.DAC
select data and chip select data.
(1)15 bit serial data
(LSB)
12
(MSB)
89
10 11 12 13 14
15
3.Decoder(DAC select decoder)
Appropriate one of the 6 DAC channels is selected by the 3-
bit DAC select data:S01,S02,S03.
S01 S02 S03
00 0
10 0
01 0
11 0
00 1
10 1
01
11
1
1
VOUT
1
2
3
4
5
6
not select
not select
DATA
CK
(2)Data allocation
(LSB)
(MSB)
4.Comparator(Chip select data)
Whether DAC data is effective or not is determined by the
4-bit data(C01 ~ C04)and the logic at CS terminal.Either of
the following data combination is required.
C01 C02 C03 C04 CS
:DAC SETTING DATA
0
0
1
1
0
001 01
:DAC SELECT DATA
:CHIP SELECT DATA
5.8-bit latch circuit
When the data input to shift register meets the above
requirement for comparator,D01~D08 data are latched in the
channel selected by decoder.This data latching takes place
when input at ST terminal is HIGH.
6.8-bit DAC + buffer amplifier
Potential difference between VREF and Vss is output with 8-
bit resolution,using the R-2R system.No resolution is obtained
for bit data lower than the output saturated voltage of the
buffer amplifiers data lower than the output saturated voltage
of the buffer amplifiers of analog output A01 to A06.The
minimum value of 300mA,given for the electrical
characteristic concerning output voltage
range(VAO),indicates that no resolution is secured for
output lower than 300mV.
For all bit data,resolution is secured when Vss is operated
with 300mV or higher voltage.
20X
D01
+
21
X
D02
+
22
X
D03
+
23 X
D04
+
24
X
D05
+
25
X
D06
+
6
2
X
D07
+
7
2
X
D08
Ao= • (VREF - Vss) + Vss
256
MITSUBISHI
ELECTRIC
( 5/8)
5 Page | ||
| Páginas | Total 8 Páginas | |
| PDF Descargar | [ Datasheet M62361FP.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| M62361FP | 8-BIT 6CH D-A CONVERTER WITH BUFFER AMPLIFIERS | Mitsubishi |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |