DataSheetWiki


M54HCT245F1R fiches techniques PDF

ST Microelectronics - OCTAL BUS TRANSCEIVER3-STATE: HCT245 NON INVERTING HCT640 INVERTING / HCT643 INVERTING/NON INVERTING

Numéro de référence M54HCT245F1R
Description OCTAL BUS TRANSCEIVER3-STATE: HCT245 NON INVERTING HCT640 INVERTING / HCT643 INVERTING/NON INVERTING
Fabricant ST Microelectronics 
Logo ST Microelectronics 





1 Page

No Preview Available !





M54HCT245F1R fiche technique
M54/74HCT245/640/643
M54/74HCT245/640/643
OCTAL BUS TRANSCEIVER (3-STATE): HCT245 NON INVERTING
HCT640 INVERTING, HCT643 INVERTING/NON INVERTING
. HIGH SPEED
tPD = 10 ns (TYP.) at VCC = 5V
. LOW POWER DISSIPATION
ICC = 4 µA (MAX.) at TA = 25 oC
. COMPATIBLE WITH TTL OUTPUTS
VIH = 2V (MIN.) VIL = 0.8V (MAX.)
. OUTPUT DRIVE CAPABILITY
15 LSTTL LOADS
. SYMMETRICAL OUTPUT IMPEDANCE
|IOH| = IOL = 6 mA (MIN)
. BALANCED PROPAGATION DELAYS
tPLH = tPHL
. PIN AND FUNCTION COMPATIBLE
WITH 54/74LS245/640/643
DESCRIPTION
B1R
(Plastic Package)
F1R
(Ceramic Package)
M 1R
(Micro Package)
C1R
(Chip Carrier)
ORDER CODES :
M54HCTXXXF1R M74HCTXXXM1R
M74HCTXXXB1R M74HCTXXXC1R
The M54/74HCT245, HCT640 and HCT643 utilise
silicon gate C2MOS technology to achive operating
speeds eqivalent to LSTTL devices.
Along with the low power dissipation and high noise
immunity of standad CMOS integrated circuit, it
possesses the capability to drive 15 LSTTL loads.
These IC’s are intended for two-way asynchronous
communication between data buses, and the
direction of data trasmission is determined by DIR
input. The enable input (G) can be used to disable
the device so that the buses are effectively isolated.
All input are equipped with protection circuits
against static discharge and transient discharge.
These integrated circuits have input and output
characteristics that are fully compatible with 54/74
LSTTL logic families. M54/74HCT devices are
designed to directly interface HSC2MOS systems
with TTL and NMOS components. They are also
plug in replacements for LSTTL devices giving a
reduction of power consumption.
IT IS PROHIBITED TO APPLY A SIGNAL TO A
BUS TERMINAL WHEN IT IS IN OUTPUT MODE
AND WHEN A BUS THERMINAL IS FLOATING
(HIGH IMPEDANCE STATE), IT IS REQUESTED
TO FIX THE INPUT LEVEL BY MEANS OF
EXTERNAL PULL DOWN OR PULL UP
RESISTOR.
PIN CONNECTION (top view)
HCT245
HCT640
HCT643
October 1993
1/11

PagesPages 11
Télécharger [ M54HCT245F1R ]


Fiche technique recommandé

No Description détaillée Fabricant
M54HCT245F1R OCTAL BUS TRANSCEIVER3-STATE: HCT245 NON INVERTING HCT640 INVERTING / HCT643 INVERTING/NON INVERTING ST Microelectronics
ST Microelectronics

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche