DataSheetWiki


M54995 fiches techniques PDF

Mitsubishi - nullBi-CMOS 8-BIT SERIAL-INPUT LATCHED DRIVER

Numéro de référence M54995
Description nullBi-CMOS 8-BIT SERIAL-INPUT LATCHED DRIVER
Fabricant Mitsubishi 
Logo Mitsubishi 





1 Page

No Preview Available !





M54995 fiche technique
MITSUBISHI <CONTROL / DRIVER IC>
M54995P/FP
Bi-CMOS 8-BIT SERIAL-INPUT LATCHED DRIVER
DESCRIPTION
The M54995 is a semiconductor integrated circuit consisting of 8
stages of CMOS shift registers and latches with serial inputs and
serial or parallel outputs. It is based on Bi-CMOS process
technology, and has 8 bipolar drivers at the parallel outputs.
FEATURES
q Serial input and serial or parallel output
q Serial output enables cascade connection
q Built-in latch for each stage
q Enable input provides output control
q Low supply current (standby current ICC10µA)
q Serial I/O level is compatible with typical CMOS devices
q Driver features: High withstand voltage (BVCEO30V)
q Wide operating temperature range Ta=-20 – +75°C
APPLICATION
Dot drivers for thermal print heads. Serial/parallel conversion.
Drivers for relays and solenoids.
FUNCTION
The M54995 consists of 8 stages of D-type flip flops connected to
8 latches.
Data is input to serial input S-IN, and clock pulses are input to
clock input T. When the clock changes from low to high, the input
data enters the first shift register and data already in the shift
registers is shifted sequentially.
The serial output S-OUT is used to connect multiple M54995 to
expand the number of parallel outputs. S-OUT is connected to S-IN
PIN CONFIGURATION (TOP VIEW)
Clock
T1
Serial input S-IN 2
Logic GND L-GND
3
Power supply
VCC
4
Serial output S-OUT 5
Latch input LATCH 6
Enable input
EN 7
Driver GND P-GND
8
16 O1
15 O2
14 O3
13 O4
12 O5
11 O6
10 O7
9 O8
Parallel outputs
Outline 16P4(P)
16P2N-A(FP)
of the next stage.
For parallel output. When the clock pulse changes from low to
high, latch input (LATCH) is high and output enable input (EN) is
low the serial input data at S-IN appears at output O1 and the other
data already present is shifted sequentially to outputs O2 through
O8.
The parallel outputs are inverted.
When the latch input is held low, the latch retains the stored data.
When the EN input is high, outputs O1 through O8 all turn off. As
the internal logic is unstable when the power is turned on, the EN
input should be kept high (setting outputs O1 through O8 off) until
input data is set and the internal logic is initialized.
L-GND is the GND of CMOS logic circuit and P-GND is the GND of
output driver circuits O1 through O8 which employ bipolar
transistors capable of large drive currents.
BLOCK DIAGRAM
Parallel outputs
O1 O2 O3 O4 O5 O6 O7 O8
16 15 14 13 12 11 10
9
Power supply
VCC 4
8 P-GND
Driver GND
Enable input
EN 7
Latch input LATCH 6
QQQQQQQQ
LD LD LD LD LD LD LD LD
Serial input S-IN 2
Clock
T1
DQ DQ DQ DQ DQ DQ DQ DQ
TTTTTTTT
5 S-OUT Serial output
3
L-GND
Logic GND

PagesPages 5
Télécharger [ M54995 ]


Fiche technique recommandé

No Description détaillée Fabricant
M54992 Bi-CMOS 24-BIT SERIAL-INPUT LATCHED DRIVER Mitsubishi
Mitsubishi
M54992 Bi-CMOS 24-BIT SERIAL-INPUT LATCHED DRIVER Mitsubishi
Mitsubishi
M54992FP Bi-CMOS 24-BIT SERIAL-INPUT LATCHED DRIVER Mitsubishi
Mitsubishi
M54992FP Bi-CMOS 24-BIT SERIAL-INPUT LATCHED DRIVER Mitsubishi
Mitsubishi

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche