|
|
PDF 74LCX373 Data sheet ( Hoja de datos )
| Número de pieza | 74LCX373 | |
| Descripción | Low Voltage Octal Transparent Latch | |
| Fabricantes | Fairchild Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de 74LCX373 (archivo pdf) en la parte inferior de esta página. Total 15 Páginas | ||
|
No Preview Available !
February 2006
74LCX373
Low Voltage Octal Transparent Latch
with 5V Tolerant Inputs and Outputs
Features
■ 5V tolerant inputs and outputs
■ 2.3V–3.6V VCC specifications provided
■ 8.0ns tPD max (VCC = 3.3V), 10µA ICC max
■ Power down high impedance inputs and outputs
■ Supports live insertion/withdrawal1
■ ±24mA output drive (VCC = 3.0V)
■ Implements patented noise/EMI reduction circuitry
■ Latch-up performance exceeds JEDEC 78 conditions
■ ESD performance
– Human body model > 2000V
– Machine model > 200V
■ Leadless Pb-Free DQFN package
General Description
The LCX373 consists of eight latches with 3-STATE out-
puts for bus organized system applications. The device is
designed for low voltage applications with capability of
interfacing to a 5V signal environment.
The LCX373 is fabricated with an advanced CMOS tech-
nology to achieve high speed operation while maintain-
ing CMOS low power dissipation.
Ordering Information
Order
Number
74LCX373WM
74LCX373SJ
74LCX373BQX2
74LCX373MSA
74LCX373MTC
74LCX373MTCX_NL3
Package
Number
M20B
M20D
MLP020B
MSA20
MTC20
MTC20
Package Description
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300"
Wide
Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Pb-Free 20-Terminal Depopulated Quad Very-Thin Flat Pack No Leads
(DQFN), JEDEC MO-241, 2.5 x 4.5mm
20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm
Wide
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153,
4.4mm Wide
Pb-Free 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC
MO-153, 4.4mm Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Pb-Free package per JEDEC J-STD-020B.
Notes:
1. To ensure the high impedance state during power up or down, OE should be tied to VCC through a pull-up resistor: the minimum
value of the resistor is determined by the current-sourcing capability of the driver.
2. DQFN package available in Tape and Reel only.
3. “_NL” indicates Pb-Free package (per JEDEC J-STD-020B). Device available in Tape and Reel only.
©2006 Fairchild Semiconductor Corporation
74LCX373 Rev. 2.0.0
1
www.fairchildsemi.com
1 page  
DC Electrical Characteristics
Symbol
Parameter
VIH HIGH Level Input Voltage
Conditions
VIL LOW Level Input Voltage
VOH
VOL
II
IOZ
IOFF
ICC
∆ICC
HIGH Level Output Voltage
LOW Level Output Voltage
Input Leakage Current
3-STATE Output Leakage
Power-Off Leakage Current
Quiescent Supply Current
Increase in ICC per Input
IOH = −100 µA
IOH = −8 mA
IOH = −12 mA
IOH = −18 mA
IOH = −24 mA
IOL = 100 µA
IOL = 8 mA
IOL = 12 mA
IOL = 16 mA
IOL = 24 mA
0 ≤ VI ≤ 5.5V
0 ≤ VO ≤ 5.5V,
VI = VIH or VIL
VI or VO = 5.5V
VI = VCC or GND
3.6V ≤ VI, VO ≤ 5.5V6
VIH = VCC −0.6V
VCC (V)
2.3 − 2.7
2.7 − 3.6
2.3 − 2.7
2.7 − 3.6
2.3 − 3.6
2.3
2.7
3.0
3.0
2.3 − 3.6
2.3
2.7
3.0
3.0
2.3 − 3.6
2.3 − 3.6
TA = −40°C to +85°C
Min.
Max.
1.7
2.0
0.7
0.8
VCC − 0.2
1.8
2.2
2.4
2.2
0.2
0.6
0.4
0.4
0.55
±5.0
±5.0
0
2.3 − 3.6
2.3 − 3.6
2.3 − 3.6
10
10
±10
500
Units
V
V
V
V
µA
µA
µA
µA
µA
AC Electrical Characteristics
Symbol
Parameter
TA = −40°C to +85°C, RL = 500 Ω
VCC = 3.3V ± 0.3V
VCC = 2.7V
VCC = 2.5 ± 0.2V
CL = 50pF
CL = 50pF
CL = 30pF
Min.
Max.
Min. Max. Min. Max.
Units
tPHL, tPLH Propagation Delay, Dn to On
1.5
8.0
1.5 9.0 1.5 9.6 ns
tPHL, tPLH Propagation Delay, LE to On
1.5
8.5
1.5 9.5 1.5 10.5 ns
tPZL, tPZH Output Enable Time
1.5 8.5 1.5 9.5 1.5 10.5 ns
tPLZ, tPHZ Output Disable Time
1.5 7.5 1.5 8.5 1.5 9.0 ns
tS Setup Time, Dn to LE
2.5
2.5 4.0 ns
tH Hold Time, Dn to LE
1.5
1.5 2.0 ns
tW LE Pulse Width
tOSHL, tOSLH Output to Output Skew7
3.3 3.3
1.0
4.0 ns
ns
Notes:
6. Outputs disabled or 3-STATE only.
7. Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs
of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (tOSHL) or
LOW-to-HIGH (tOSLH).
74LCX373 Rev. 2.0.0
5
www.fairchildsemi.com
5 Page 
Physical Dimensions (Continued) inches (millimeters) unless otherwise noted
Pb-Free 20-Lead Small Outline Package (SOP),
EIAJ TYPE II, 5.3mm Wide Package Number M20D
74LCX373 Rev. 2.0.0
11
www.fairchildsemi.com
11 Page | ||
| Páginas | Total 15 Páginas | |
| PDF Descargar | [ Datasheet 74LCX373.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| 74LCX373 | Low Voltage Octal Transparent Latch | Fairchild Semiconductor |
| 74LCX374 | OCTAL D-TYPE FLIP FLOP NON-INVERTING |  ST Microelectronics |
| 74LCX374 | Low Voltage Octal D-Type Flip-Flop with 5V Tolerant Inputs and Outputs | Fairchild Semiconductor |
| 74LCX374 | LOW-VOLTAGE CMOS OCTAL D-TYPE FLIP-FLOP |  Motorola Semiconductors |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |