DataSheetWiki


IDT72V245 fiches techniques PDF

Integrated Device Tech - 3.3 VOLT CMOS SyncFIFO 256 x 18/ 512 x 18/ 1/024 x 18/ 2/048 x 18/ and 4/096 x 18

Numéro de référence IDT72V245
Description 3.3 VOLT CMOS SyncFIFO 256 x 18/ 512 x 18/ 1/024 x 18/ 2/048 x 18/ and 4/096 x 18
Fabricant Integrated Device Tech 
Logo Integrated Device Tech 





1 Page

No Preview Available !





IDT72V245 fiche technique
3.3 VOLT CMOS SyncFIFOTM
256 x 18, 512 x 18, 1,024 x 18,
2,048 x 18, and 4,096 x 18
IDT72V205, IDT72V215,
IDT72V225, IDT72V235,
IDT72V245
FEATURES:
256 x 18-bit organization array (IDT72V205)
512 x 18-bit organization array (IDT72V215)
1,024 x 18-bit organization array (IDT72V225)
2,048 x 18-bit organization array (IDT72V235)
4,096 x 18-bit organization array (IDT72V245)
10 ns read/write cycle time
5V input tolerant
IDT Standard or First Word Fall Through timing
Single or double register-buffered Empty and Full flags
Easily expandable in depth and width
Asynchronous or coincident Read and Write Clocks
Asynchronous or synchronous programmable Almost-Empty
and Almost-Full flags with default settings
Half-Full flag capability
Output enable puts output data bus in high-impedanc state
High-performance submicron CMOS technology
Available in a 64-lead thin quad flatpack (TQFP/STQFP)
Industrial temperature range (–40°C to +85°C) is available
DESCRIPTION:
The IDT72V205/72V215/72V225/72V235/72V245 are functionally com-
patible versions of the IDT72205LB/72215LB/72225LB/72235LB/72245LB,
designed to run off a 3.3V supply for exceptionally low power consumption.
These devices are very high-speed, low-power First-In, First-Out (FIFO)
memories with clocked read and write controls. These FIFOs are applicable
for a wide variety of data buffering needs, such as optical disk controllers, Local
Area Networks (LANs), and interprocessor communication.
TheseFIFOshave18-bitinputandoutputports. Theinputportiscontrolled
by a free-running clock (WCLK), and an input enable pin (WEN). Data is read
into the synchronous FIFO on every clock when WENis asserted. The output
port is controlled by another clock pin (RCLK) and another enable pin (REN).
The Read Clock(RCLK) can be tied to the Write Clock for single clock operation
or the two clocks can run asynchronous of one another for dual-clock operation.
An Output Enable pin (OE) is provided on the read port for three-state control
of the output.
The synchronous FIFOs have two fixed flags, Empty Flag/Output Ready
(EF/OR) and Full Flag/Input Ready (FF/IR), and two programmable flags,
Almost-Empty(PAE)andAlmost-Full(PAF). Theoffsetloadingoftheprogram-
FUNCTIONAL BLOCK DIAGRAM
WEN WCLK
FL
WXI
(HF)/WXO
RXI
RXO
RS
WRITE CONTROL
LOGIC
WRITE POINTER
EXPANSION LOGIC
RESET LOGIC
D0-D17
INPUT REGISTER
RAM ARRAY
256 x 18, 512 x 18
1,024 x 18, 2,048 x 18
4,096 x 18
OUTPUT REGISTER
OE Q0-Q17
LD
OFFSET REGISTER
FLAG
LOGIC
READ POINTER
READ CONTROL
LOGIC
FF/IR
PAF
EF/OR
PAE
HF/(WXO)
RCLK REN
4294 drw 01
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc. SyncFIFO is a trademark of Integrated Device Technology, Inc.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
1
©2002 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
FEBRUARY 2002
DSC-4294/3

PagesPages 25
Télécharger [ IDT72V245 ]


Fiche technique recommandé

No Description détaillée Fabricant
IDT72V241 3.3 VOLT CMOS SyncFIFO 256 x 9/ 512 x 9/ 1/024 x 9/ 2/048 x 9/ 4/096 x 9 and 8/192 x 9 Integrated Device Tech
Integrated Device Tech
IDT72V243 3.3 VOLT HIGH-DENSITY SUPERSYNC NARROW BUS FIFO Integrated Device Tech
Integrated Device Tech
IDT72V245 3.3 VOLT CMOS SyncFIFO 256 x 18/ 512 x 18/ 1/024 x 18/ 2/048 x 18/ and 4/096 x 18 Integrated Device Tech
Integrated Device Tech

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche