WS57C45 Datasheet PDF - STMicroelectronics
| Part Number | WS57C45 | |
| Description | HIGH-SPEED 2K x 8 REGISTERED CMOS PROM/RPROM | |
| Manufacturers | STMicroelectronics | |
| Logo |  |
|
|
There is a preview and WS57C45 download ( pdf file ) link at the bottom of this page. Total 9 Pages | ||
Preview 1 page No Preview Available !
WS57C45
HIGH-SPEED 2K x 8 REGISTERED CMOS PROM/RPROM
KEY FEATURES
• Ultra-Fast Access Time
— 25 ns Setup
— 12 ns Clock to Output
• Low Power Consumption
• Fast Programming
• Programmable Synchronous or
Asynchronous Output Enable
• DESC SMD Nos. 5962-88735/5962-87529
• Pin Compatible with AM27S45 and
CY7C245
• Immune to Latch-UP
— Up to 200 mA
• ESD Protection Exceeds 2000 V
• Programmable Asynchronous Initialize
Register
GENERAL DESCRIPTION
The WS57C45 is an extremely High Performance 16K UV Erasable Registered CMOS RPROM. It is a direct
drop-in replacement for such devices as the AM27S45 and CY7C245.
To meet the requirements of systems which execute and fetch instructions simultaneously, an 8-bit parallel data
register has been provided at the output which allows RPROM data to be stored while other data is being
addressed.
An asynchronous initialization feature has been provided which enables a user programmable 2049th word to be
placed on the outputs independent of the system clock. This feature can be used to force an initialize word or
provide a preset or clear function.
A further advantage of the WS57C45 over Bipolar PROM devices is the fact that it utilizes a proven EPROM
technology. This enables the entire memory array to be tested for switching characteristics and functionality after
assembly. Unlike devices which cannot be erased, every WS57C45 RPROM in a windowed package is 100%
tested with worst case test patterns both before and after assembly.
PIN CONFIGURATION
TOP VIEW
Chip Carrier
NC
A5 A6 A7 VCC A8 A9
A4
4
5
3
2
1
28 27 26
25
A10
A3 6
24 INIT/VPP
A2 7
23 OE/OES
A1 8
22 CP/PGM
A0 9
21 NC
NC 10
20 O7
O0 11
19 O6
12 13 14 15 16 17 18
O1 O2 NC O3 O4 O5
GND
CERDIP/Plastic DIP/
Flatpack
A7
A6
A5
A4
A3
A2
A1
A0
O0
O1
O2
GND
1
2
3
4
5
6
7
8
9
10
11
12
24 VCC
23 A8
22 A9
21 A10
20 INIT/VPP
19 OE/OES
18 CP/PGM
17 O7
16 O6
15 O5
14 O4
13 O3
PRODUCT SELECTION GUIDE
PARAMETER
Set Up Time (Max)
Clock to Output (Max)
WS57C45-25
25 ns
12 ns
Return to Main Menu
WS57C45-35
35 ns
15 ns
WS57C45-45
45 ns
25 ns
2-21
|
| |
 
WS57C45
FUNCTION DESCRIPTION
The WS57C45 is an electrically programmable read only memory produced with WSI’s patented high-performance
self-aligned split gate CMOS EPROM technology. It is organized as 2048 x 8 bits and is pin-for-pin compatible with
bipolar TTL fuse link PROMs. The WS57C45 includes a D-type 8-bit data register on-chip which reduces the
complexity and cost of microprogrammed pipelined systems where PROM data is held temporarily in a register. The
circuit features a programmable synchronous (OES) or asynchronous (OE) output enable and asynchronous
initialization (INIT).
The programmed state of the enable pin (OES or OE) will dictate the state of gthe outputs at power up. If OES has
been programmed, the outputs will be in the OFF or high impedance state. If OE has been programmed, the
outputs will be OFF or high impedance only if the OE input is HIGH. Data is read by applying the address to inputs
A10 – A0 and a LOW to the enable input. The data is retrieved and loaded into the master section of the 8-bit data
register during the address set-up time. The data is transferred to the slave output of the data register at the next
LOW to HIGH clock (CP) transition. Then the output buffers present the data on the outputs (O7 – O0).
When using the asynchronous enable (OE), the output buffers may be disabled at any time by switching the enable
input to a logic HIGH. They may be re-enabled by switching the enable to a logic LOW.
When using the sychronous enable (OES), the outputs revert to a high impedance or OFF state at the next positive
clock edge following the OES input transition to a HIGH state. The output will revert to the active state following a
positive clock edge when the OES input is at a LOW state. The address and synchronous enable inputs are free to
change following a positive clock edge since the output will not change until the next low to high clock transition.
This enables accessing the next data location while previously addressed data is present on the outputs.
To avoid race conditions and simplify system timing, the 8-bit edge triggered data register clock is derived directly
from the system clock.
The WS57C45 has an asynchronous initialize input (INIT). This function can be used during power-up and time-out
periods to implement functions such as a start address or initialized bus control word. The INIT input enables the
contents of a 2049th 8-bit word to be loaded directly into the output data register. The INIT input can be used to
load any 8-bit data pattern into the register since each bit is programmable by the user. When unprogrammed,
activating INIT will result in clearing the register (outputs LOW). When all bits are programmed, actrivating INIT
results in PRESETting the register (outputs HIGH).
When activated LOW, the INIT input results in an immediate load of the 2049th word into both the master and slave
sections of the output register. This is independent of any other input including the clock (CP) input. The initialize
data will be present at the outputs after the asynchronous enable (OE) is taken to a LOW state.
Programming Information
Apply power to the WS57C45 for normal read mode operation with CP/PGM, OE/OES and INIT/VPP at VIH. Then
take INIT/VPP to VPP. The part is then in the program inhibit mode operation and the output lines are in a high
impedance state. Refer to Figure 5. As shown in Figure 5, address, program and verify one byte of data. Repeat
this sequence for each location to be programmed.
When intelligent programming is used, the program pulse width is 1 ms in length. Each address location is
programmed and verified until it verifies correctly up to and including 5 times. After the location verifies, an
additional programming pulse should be applied that is X1 times in duration of the sum of the previous programming
pulses before proceeding on to the next address and repeating the process.
Initialization Byte Programming
The WS57C45 has a 2049th byte of data that can be used to initialize the value of the data register. This byte
contains the value “0” when it is shipped from the factory. The user must program the 2049th byte with a value other
than “0” for data register initialization if that value is not desired. Except for the following details, the user may
program the 2049th byte in the same manner as the other 2048 bytes. First, since all 2048 addresses are used up,
a super voltage address feature is used to enable an additional address. The actual address includes VPP on A1
and VIL on A2. Refer to the Mode Selection table. The programming and verification of the Initial Byte is
accomplished operationally by performing an initialize function.
2-25
Preview 5 Page |
Part DetailsOn this page, you can learn information such as the schematic, equivalent, pinout, replacement, circuit, and manual for WS57C45 electronic component. |
| Information | Total 9 Pages | |
| Link URL | [ Copy URL to Clipboard ] | |
| Download | [ WS57C45.PDF Datasheet ] | |
Share Link :
Electronic Components Distributor
|
An electronic components distributor is a company that sources, stocks, and sells electronic components to manufacturers, engineers, and hobbyists. |
| SparkFun Electronics | Allied Electronics | DigiKey Electronics | Arrow Electronics |
| Mouser Electronics | Adafruit | Newark | Chip One Stop |
Featured Datasheets
| Part Number | Description | MFRS |
| WS57C43 | The function is HIGH SPEED 4K x 8 CMOS PROM/RPROM. STMicroelectronics | |
| WS57C43 | The function is MILITARY HIGH SPED 4K x 8 CMOS PROM/RPROM. STMicroelectronics | |
| WS57C43C | The function is HIGH SPEED 4K x 8 CMOS PROM/RPROM. STMicroelectronics | |
Semiconductors commonly used in industry:
1N4148 |
BAW56 |
1N5400 |
NE555 | | ||
Quick jump to:
WS57
1N4
2N2
2SA
2SC
74H
BC
HCF
IRF
KA | ||