|
|
Número de pieza | W89C841D | |
Descripción | 3-IN - 1 10/100M FAST ETHERNET CONTROLLER | |
Fabricantes | Winbond | |
Logotipo | ||
Hay una vista previa y un enlace de descarga de W89C841D (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
No Preview Available ! www.DataSheet4U.com
W89C841F/D
3-IN-1 10/100M FAST ETHERNET CONTROLLER
W89C841F/D
3-IN-1 100BASE-TX/FX &
10BASE-T Ethernet Controller
www.DataSheet4U.com
Publication Release Date: October 18, 2001
- 1 - Revision A3
1 page www.DataSheet4U.com
W89C841F/D
• Complies with IEEE802.3ac, 802.1Q for VLAN-tagged frame
• Supports LED pins for network activity indication
• Configurable to PCI, MiniPCI or CardBus bus interface
• Supports PCI/MiniPCI bus master mode for DMA operation, fully compliant with PCI Local Bus
Specification R2.2 and Mini PCI Specification R1.0
• Supports CardBus Information Structure (CIS)
• Supports 25 to 33 MHz PCI clock speed
• Compliant with APCI R1.0, PCI power management R1.1 and Network device Class Power
management Reference specification V1.0a
• Supports power management event asserted from D3(cold) device state with auxiliary power existing
• Supports wakeup function for Link status change, Magic Packet and 5 sets of wakeup frames
• Supports Vital Product Data (VPD) data structure up to 64 Bytes
• Supports 2 sets of independent embedded 2K bytes FIFO for transmit and receive
• Flexible multicast address filtering modes
− 64-bit hash-table
− All multicast and promiscuous
• Supports 25 MHz crystal or oscillator as internal clock source
• Provides EEPROM (93C46 or 93C56) to store configuration parameters, VPD, and CIS information
• Supports 8KB to 256 KB BootROM interface for both PROM and Flash memory
• 3.3V powered I/Os with 5V tolerant inputs
• Packaged in 128-pin PQFP for W89C841F/ LQFP for W89C841D
www.DataSheet4U.com
Publication Release Date: October 18, 2001
- 5 - Revision A3
5 Page www.DataSheet4U.com
W89C841F/D
PCI Interface, continued
SIGNAL NAME PIN TYP.
C_BEB[3:0]
IO/TS
PAR
IO/TS
FRAMEB
IO/STS
IRDYB
IO/STS
TRDYB
IO/STS
STOPB
IO/STS
PIN NO.
5, 17, 28, 39
27
18
19
22
24
DESCRIPTION
Multiplexed Command and Byte Enables
These signals are driven by current bus master.
During address phase, they mean a bus command.
On the other phase, they present the byte enable of
the transaction.
Parity Signal
This PAR represents the even parity across
AD[31:0] and C_BEB[3:0]. It has the same timing as
AD[31:0] but is delayed by one clock.
PCI Cycle Frame
The current bus master asserts FRAMEB to
indicate the beginning and duration of a bus access.
This signal keeps asserted while the current
transaction is ongoing and keeps deasserted to
indicate that the next data phase is the final data
phase.
Initiator Ready
The IRDYB is asserted by the current initiator to
indicate the ability to complete the data transfer at
the current data phase. The initiator asserts IRDYB
to indicate the valid write data, or to indicate it is
ready to accept the read data. More than or exactly
one wait state will be inserted if IRDYB is
deasserted during the current transaction. Data is
transferred at the clock rising edge when both
IRDYB and TRDYB are asserted at the same time.
Target Ready
Asserted by the current target to indicate ability to
complete data transfer at the current data phase.
When W89C841F is operating at the bus slave
mode, it asserts TRDYB to indicate that the valid
read data presents on the bus or to indicate it is
ready to accept data. Wait states will be inserted if
TRDYB is deasserted. Data is transferred at the
rising edge of the PCI clock when IRDYB and
TRDYB are both asserted at the same time.
PCI Stop
Asserted by the current target to request PCI bus
master to stop the current transaction.
www.DataSheet4U.com
- 11 -
Publication Release Date: October 18, 2001
Revision A3
11 Page |
Páginas | Total 30 Páginas | |
PDF Descargar | [ Datasheet W89C841D.PDF ] |
Número de pieza | Descripción | Fabricantes |
W89C841D | 3-IN - 1 10/100M FAST ETHERNET CONTROLLER | Winbond |
W89C841F | 3-IN - 1 10/100M FAST ETHERNET CONTROLLER | Winbond |
Número de pieza | Descripción | Fabricantes |
SLA6805M | High Voltage 3 phase Motor Driver IC. |
Sanken |
SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |