|
|
PDF PCF5001H Data sheet ( Hoja de datos )
| Número de pieza | PCF5001H | |
| Descripción | POCSAG Paging Decoder | |
| Fabricantes | NXP Semiconductors | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de PCF5001H (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
INTEGRATED CIRCUITS
DATA SHEET
PCF5001
POCSAG Paging Decoder
Product specification
Supersedes data of 1995 Apr 27
File under Integrated Circuits, IC17
1997 Mar 04
1 page  
Philips Semiconductors
POCSAG Paging Decoder
Product specification
PCF5001
handbook, full pagewidth
VSS
VDD
31 16
n.c. n.c. n.c. n.c.
2 7 20 21
DI
17 DIGITAL INPUT
FILTER
SERIAL DATA PROCESSOR
DO
10
DS
11
DATA OUTPUT
CONTROL
CLOCK
RECOVERY
DECODER AND
ERROR CORRECTION
CONTROL
RE
28
RECEIVER
ENABLE
CONTROL
23
X1
X2 24 OSCILLATOR
SYNC
CONTROL
CLOCK
GENERATION
TIMING
CONTROL
PCF5001H
EEPROM
MEMORY
EEPROM
CONTROL
19
22
ALERT
GENERATION
CONTROL
26
29
9
30
27
6
PD
PS
AH
AL
OR
OM
OL
AI
VOLTAGE
CONVERTER
15 14 13
CP CN Vref
POWER-ON
RESET
TEST
CONTROL
STATUS
CONTROL
12 25
32
4 35 1
FL TS TT
SR SK ON IE
BATTERY LOW
CONTROL
8 18
BL BS
MLB045
Fig.2 Block diagram (LQFP32; SOT358-1).
1997 Mar 04
5
5 Page 
Philips Semiconductors
POCSAG Paging Decoder
Product specification
PCF5001
7.3 Modes and states of the decoder
The PCF5001 supports two basic operating modes:
• ‘Alert-only pager’ mode
• ‘Display pager’ mode.
Two further modes, the programming mode and the test
mode, are implemented to program and verify the
EEPROM contents and to support pager production and
approval tests, respectively.
In ‘alert-only pager’ mode no external microcontroller is
required, see Fig.22. A three position slider switch
interface is provided to select the internal state of the
decoder. The decoder performs regular scanning of the
switch inputs to detect a status change. A push-button
interface is provided on the SR input, which is used as
input for user acknowledgment actions and status
interrogation. Upon reception of valid calls, tone alert
cadences are generated. A call storage is provided to store
calls received while operating in SILENT status and to
recall cadences upon ‘repeat’ mode operation.
The voltage doubler and the frequency reference output
are disabled in this mode.
In ‘display pager’ mode the PCF5001 operates as decoder
and pager controller in combination with an external
microcontroller (see Fig.23). The internal states of the
decoder are determined by appropriate logic levels on the
status inputs. A bus type interface structure is used to
interface the decoder to the microcontroller. The decoder's
on-chip voltage converter provides doubled supply voltage
output to provide a higher supply voltage to the
microcontroller and any additional hardware. The logic
levels of the interface's input and output signals are level
shifted to allow for direct coupling between microcontroller
and the decoder. Upon detection of a valid call, address
and message information are transferred to the external
microcontroller using the serial microcontroller interface.
In addition, appropriate call alert cadences are generated.
If the decoder is in one of the two operating modes, it is
always in one of the following three internal states:
• OFF status. This is the power saving, inactive status of
the PCF5001. The paging receiver is disabled, no
decoding of input data takes place. However, the crystal
oscillator is kept running to ensure that scanning of the
status inputs/status switch is maintained to allow
changing into one of the following two active states.
• ON status. This is the normal active status of the
decoder. Incoming calls are compared with the user
addresses stored in the internal EEPROM. Upon
detection of valid calls, alert cadences and LED
indication are generated and data is shifted out at the
serial microcontroller interface.
• SILENT status. The SILENT status is the same as the
ON status with the exception that valid calls no longer
cause generation of call alert cadences. Instead, if
programmed as ‘alert-only pager’, the decoder stores up
to eight different calls and generates appropriate alert
cadences after the decoder has been put back into the
ON status. However, special SILENT override calls will
cause generation of alert cadences, if enabled.
The decoder operating status is selected as indicated in
Table 1.
When programmed for ‘alert-only pager’ a switch
debounce period is applied to the status inputs. For status
change and status interrogation in ‘display pager’ mode,
see Figs 6 and 7.
Table 1 Truth table for decoder operating status
ON INPUT
0
0
1
1
SK INPUT
0
1
0
1
OPERATING STATUS
OFF
OFF (EEPROM transfer mode; note 1)
ON
SILENT
Note
1. The EEPROM transfer mode applies to ‘display pager’ mode only.
1997 Mar 04
11
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet PCF5001H.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| PCF5001 | POCSAG Paging Decoder | NXP Semiconductors |
| PCF5001H | POCSAG Paging Decoder | NXP Semiconductors |
| PCF5001T | POCSAG Paging Decoder | NXP Semiconductors |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |