DataSheetWiki


RED fiches techniques PDF

LSI Computer Systems - AC LINE FREQUENCY DIVIDERS

Numéro de référence RED
Description AC LINE FREQUENCY DIVIDERS
Fabricant LSI Computer Systems 
Logo LSI Computer Systems 





1 Page

No Preview Available !





RED fiche technique
LSI/CSI
RED SERIES
U® L LSI Computer Systems, Inc. 1235 Walt Whitman Road, Melville, NY 11747 (631) 271-0400 FAX (631) 271-0405
A3800
AC LINE FREQUENCY DIVIDERS
July 2000
RED SERIES
RED 5/6
Divide by 5 or 6
RED 50/60
Divide by 50 or 60
RED 100/120
Divide by 100 or 120
RED 300/360
Divide by 300 or 360
RED 500/600
Divide by 500 or 600
RED 3000/3600 Divide by 3000 or 3600
FEATURES:
• Clock input pulse shaper accepts 50Hz/60Hz
sine wave directly
• Fully static counter operation
• +4.5V to +15V operation (VDD - VSS)
• Low power dissipation
• High noise immunity
• Reset
• Input Enable
• 50Hz/60Hz division select input
• Output low power TTL compatible at +4.5V operation
• Square Wave Output (except for ÷ 5)
• RED x/y (DIP); RED x/y-S (SOIC) See Figure 1
APPLICATION:
Time base generator from either 50Hz or 60Hz line
frequency to produce:
10 pulses per second
1 pulse per second
1 pulse per 2 seconds
1 pulse per .1 minute
1 pulse per 10 seconds
1 pulse per minute
(RED 5/6)
(RED 50/60)
(RED 100/120)
(RED 300/360)
(RED 500/600)
(RED 3000/3600)
DESCRIPTION OF OPERATION:
The counter advances by one on each negative transition of the
input clock pulse as long as the Enable signal is High and the
Reset signal is Low. When the Enable signal is Low the input
clock pulses will be inhibited and the counter will be held at the
state it was in prior to bringing the Enable Low. A High Reset
signal clears the counter to zero count.
Depending on the device used, a Low on the Division Select in-
put will cause a Divide by 6, 60, 120, 360, 600 or 3600. A High
on the Division Select will cause a Divide by 5, 50, 100, 300, 500
or 3000.
PIN ASSIGNMENT - TOP VIEW
OUTPUT 1
8 V DD (V+)
RESET 2
7 DIVISION SELECT
V SS (-V) 3
6 ENABLE
NC 4
5 CLOCK INPUT
FIGURE 1
MARKING AS FOLLOWS:
PART
MARKING
RED 5/6
RED 50/60
RED 100/120
RED 300/360
RED 500/600
RED 3000/3600
RED 6
RED 60
RED 120
RED 360
RED 600
RED 3600
MAXIMUM RATINGS:
PARAMETER
SYMBOL
VALUE
UNIT
Storage Temperature TSTG -65 to +150 ˚C
Operating Temperature TA
-40 to +85
˚C
DC Supply Voltage (VDD-Vss) +18
V
Voltage at any input
VIN Vss -.3 to VDD +.3 V
ENABLE SIGNAL TIMING
If the Enable signal switches Low during a positive clock phase and
then switches High during a negative clock phase, a false count will
be registered. To prevent this from happening, the Enable signal
should not switch Low during a positive clock phase unless the
switch to High also occurs during a positive clock phase. The
Enable signal should normally be switched during a negative clock
phase.
All outputs are 50% duty cycle except RED 5, where output is
low for two clocks and high for three clocks.
CLOCK INPUT
If input signals are less than the Vss or greater than VDD, a
series input resistor should be used to limit the maximum input
current to 2 mA.
The information included herein is believed to be
accurate and reliable. However, LSI Computer Systems,
Inc. assumes no responsibilities for inaccuracies, nor for
any infringements of patent rights of others which may
result from its use.
RED-062600-1

PagesPages 2
Télécharger [ RED ]


Fiche technique recommandé

No Description détaillée Fabricant
RE10264_001 LCD_Module OKAYA
OKAYA
RE12864_001 LCD_Module OKAYA
OKAYA
RE12864_004 LCD_Module OKAYA
OKAYA
RE12864_007 LCD_Module OKAYA
OKAYA

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche