|
|
PDF RM5261A Data sheet ( Hoja de datos )
| Número de pieza | RM5261A | |
| Descripción | RM5261A Microprocessor with 64-Bit System Bus Data Sheet Preliminary | |
| Fabricantes | PMC-Sierra Inc | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de RM5261A (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
RM5261A™ Microprocessor with 64-Bit System Bus Data Sheet
Preliminary
RM5261A™
RM5261A™ Microprocessor with 64-Bit
System Bus
Data Sheet
Proprietary and Confidential
Preliminary
Issue 2, September 2001
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer’s Internal Use
Document ID: PMC-2002240, Issue 2
1 page  
RM5261A™ Microprocessor with 64-Bit System Bus Data Sheet
Preliminary
Table of Contents
Legal Information ...........................................................................................................................2
Revision History .............................................................................................................................3
Document Conventions .................................................................................................................4
Table of Contents ..........................................................................................................................5
List of Figures ................................................................................................................................7
List of Tables ................................................................................................................................. 8
1 Features .................................................................................................................................. 9
2 Block Diagram .......................................................................................................................10
3 Hardware Overview ...............................................................................................................11
3.1 Superscalar Dispatch ...................................................................................................11
3.2 CPU Registers .............................................................................................................11
3.3 Integer Unit ..................................................................................................................11
3.4 Pipeline ........................................................................................................................12
3.5 Register File .................................................................................................................12
3.6 ALU ..............................................................................................................................12
3.7 Integer Multiply/Divide ..................................................................................................12
3.8 Floating-Point Co-Processor ........................................................................................13
3.9 Floating-Point Unit .......................................................................................................13
3.10 Floating-Point General Register File ............................................................................15
3.11 System Control Co-processor (CP0) ............................................................................16
3.12 System Control Co-Processor Registers .....................................................................16
3.13 Virtual to Physical Address Mapping ............................................................................17
3.14 Joint TLB ......................................................................................................................18
3.15 Instruction TLB .............................................................................................................18
3.16 Data TLB ......................................................................................................................19
3.17 Cache Memory .............................................................................................................19
3.18 Instruction Cache .........................................................................................................19
3.19 Data Cache ..................................................................................................................19
3.20 Write buffer ..................................................................................................................21
3.21 System Interface ..........................................................................................................21
3.22 System Address/Data Bus ...........................................................................................22
3.23 System Command Bus ................................................................................................22
3.24 Handshake Signals ......................................................................................................22
3.25 Non-overlapping System Interface ...............................................................................23
3.26 Enhanced Write Modes ................................................................................................24
3.27 External Requests ........................................................................................................24
3.28 Interrupt Handling ........................................................................................................25
3.29 Standby Mode ..............................................................................................................25
3.30 JTAG Interface .............................................................................................................25
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer’s Internal Use
Document ID: PMC-202240, Issue 2
5
5 Page 
RM5261A™ Microprocessor with 64-Bit System Bus Data Sheet
Preliminary
3 Hardware Overview
The RM5261A offers a high-level of integration targeted at high-performance embedded
applications. The key elements of the RM5261A are briefly described below.
3.1 Superscalar Dispatch
The RM5261A has an asymmetric superscalar dispatch unit which allows it to issue an integer
instruction and a floating-point computation instruction simultaneously. Integer instructions
include alu, branch, load/store, and floating-point load/store, while floating-point computation
instructions include floating-point add, subtract, combined multiply-add, and convert. In
combination with its high-throughput fully pipelined floating-point execution unit, the superscalar
capability of the RM5261A provides unparalleled price/performance in computationally intensive
embedded applications.
3.2 CPU Registers
The RM5261A CPU contains 32 general purpose registers, two special purpose registers for
integer multiplication and division, a program counter, and no condition code bits. Figure 2 shows
the user visible state.
Figure 2 CPU Registers
General Purpose Registers
63 0
0
r1
r2
•
•
•
•
r29
r30
r31
Multiply/Divide Registers
63
HI
63
LO
0
0
Program Counter
63
PC
0
3.3 Integer Unit
The RM5261A implements the MIPS IV Instruction Set Architecture and is therefore fully upward
compatible with applications that run on processors implementing the earlier generation MIPS I-
III instruction sets. Additionally, the RM5261A includes two implementation specific instructions
not found in the baseline MIPS IV ISA but that are useful in the embedded market place. These
instructions are integer multiply-accumulate (MAD) and 3-operand integer multiply (MUL).
The RM5261A integer unit includes thirty-two general purpose 64-bit registers, a load/store
architecture with single cycle ALU operations (add, sub, logical, shift) and an autonomous
multiply/divide unit. Additional register resources include: the HI/LO result registers for the two-
operand integer multiply/divide operations, and the program counter (PC).
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer’s Internal Use
Document ID: PMC-2002240, Issue 2
11
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet RM5261A.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| RM5261 | RM5261 Microprocessor with 64-Bit System Bus Data Sheet Released | PMC-Sierra Inc |
| RM5261-200-Q | RM5261 Microprocessor with 64-Bit System Bus Data Sheet Released | PMC-Sierra Inc |
| RM5261-200-QI | RM5261 Microprocessor with 64-Bit System Bus Data Sheet Released | PMC-Sierra Inc |
| RM5261-250-Q | RM5261 Microprocessor with 64-Bit System Bus Data Sheet Released | PMC-Sierra Inc |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |