|
|
PDF TDA9113 Data sheet ( Hoja de datos )
| Número de pieza | TDA9113 | |
| Descripción | LOW-COST I2C CONTROLLED DEFLECTION PROCESSOR FOR MULTISYNC MONITOR | |
| Fabricantes | ST Microelectronics | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de TDA9113 (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
TDA9113
LOW-COST I2C CONTROLLED DEFLECTION PROCESSOR
FOR MULTISYNC MONITOR
FEATURES
General
s ADVANCED I2C BUS CONTROLLED
DEFLECTION PROCESSOR DEDICATED
FOR HIGH-END CRT MONITORS
s SINGLE SUPPLY VOLTAGE 12V
s VERY LOW JITTER
s DC/DC CONVERTER CONTROLLER
s ADVANCED EW DRIVE
s ADVANCED ASYMMETRY CORRECTIONS
s AUTOMATIC MULTISTANDARD
SYNCHRONIZATION
s 2 DYNAMIC CORRECTION WAVEFORM
OUTPUTS
s X-RAY PROTECTION AND SOFT-START &
STOP ON HORIZONTAL AND DC/DC DRIVE
OUTPUTS
s I2C BUS STATUS REGISTER
Horizontal section
s 150 kHz maximum frequency
s Corrections of geometric asymmetry:
Pin cushion asymmetry, Parallelogram
s Tracking of asymmetry corrections with vertical
size and position
s Fully integrated horizontal moiré cancellation
Vertical section
s 200 Hz maximum frequency
s Vertical ramp for DC-coupled output stage with
adjustments of: C-correction, S-correction for
super-flat CRT, Vertical size, Vertical position
s Vertical moiré cancellation through vertical
ramp waveform
s Compensation of vertical breathing with EHT
variation
EW section
s Symmetrical geometry corrections: Pin cushion,
Keystone, Top/Bottom corners separately
s Horizontal size adjustment
s Tracking of EW waveform with Vertical size and
position and adaptation to frequency
s Compensation of horizontal breathing through
EW waveform
Dynamic correction section
s Generates waveforms for dynamic corrections
like focus, brightness uniformity, ...
s 1 output with vertical dynamic correction
waveform
s 1 output with horizontal dynamic correction
waveform
s Fixed on screen by means of tracking system
DC/DC controller section
s Step-up and step-down conversion modes
s External sawtooth configuration
s Bus-controlled output voltage
s Synchronization on hor. frequency with phase
selection
s Selectable polarity of drive signal
DESCRIPTION
The TDA9113 is a monolithic integrated circuit as-
sembled in a 32-pin shrink dual-in-line plastic
package. This IC controls all the functions related
to horizontal and vertical deflection in multimode
or multi-frequency computer display monitors.
The internal sync processor, combined with the
powerful geometry correction block, makes the
TDA9113 suitable for very high performance mon-
itors, using few external components.
Combined with other ST components dedicated
for CRT monitors (microcontroller, video preampli-
fier, video amplifier, OSD controller) the TDA9113
allows fully I2C bus-controlled computer display
monitors to be built with a reduced number of ex-
ternal components.
SHRINK 32 (Plastic Package)
ORDER CODE: TDA9113
October 2001
Version 4.3
1/50
1
1 page  
H/HVSyn 1
HLckVBk 3
SDA 31
SCL 30
Vcc 29
RefOut 13
GND 27
HGND
7
HPosF
10
HPLL1F
9
R0 C0 HOscF
864
HFly
12
HPLL2C
5
H-sync
detection
Polarity
handling
V-blank
H-lock
I2C Bus
interface
Phase/frequency
comparator
Horizontal position
Lock detection
Horizontal
VCO
PLL1
H-moiré controller
H-moiré amplitude
I2C Bus registers
: Functions controlled via I2C Bus
Phase comparator
Phase shifter
H duty controller
Pin cushion asymm.
Parallelogram
Hor. duty cycle
PLL2
H-drive
buffer
Safety
processor
B+
DC/DC
converter
controller
B+ ref.
Supply
supervision
Reference
generation
V-sync
extraction
& detection
V-dynamic
correction
(focus, bright.)
VDyCor amplitude
Geometry
tracking
H-dynamic
correction
(focus,brightness)
HDyCor amplitude
HDyCor symmetry
Internal
ref.
V-sync detection
Input selection
Polarity handling
Vertical oscillator
with AGC
S-correction
C-correction
V-ramp control
Tracking EHT
Vertical size
Vertical position
Vertical moiré
EW generator
H size
Pin cushion
Keystone
Top corners
Bottom corners
26 HOut
25 XRay
28 BOut
16 BISense
15 BRegIn
14 BComp
11 HDyCor
24 EWOut
2
VSyn
21
VGND
19 20 22
32
VOscF
VCap VDyCor
VAGCCap
23
VOut
18
VEHTIn
17
HEHTIn
TDA9113
5 Page 
TDA9113
Symbol
Parameter
Test Condit ions
Value
Units
Min. Typ. Max.
tPCAC/TH
Contribution of pin cushion asymmetry
correction to phase of H-drive vs. static
phase (via PLL2), measured in corners
PCAC (Sad11h) full span
(9)
VPOS at medium
VSIZE at minimum
VSIZE at medium
VSIZE at maximum
± 1.0
± 1.8
± 2.8
%
%
%
PARAL (Sad12h) full span
(9)
tParalC/TH
Contribution of parallelogram correction
to phase of H-drive vs. static phase (via
PLL2), measured in corners
VPOS at medium
VSIZE at minimum
VSIZE at medium
VSIZE at maximum
VPOS at max. or min.
VSIZE at minimum
±1.75
± 2.2
± 2.8
±1.75
%
%
%
%
Note 1: Frequency at no sync signal condition. For correct operation, the frequency of the sync signal applied must
always be higher than the free-running frequency. The application must consider the spread of values of real
electrical components in RRO and CCO positions so as to always meet this condition. The formula to calculate
the free-running frequency is fHO(0)=0.12125/(RRO CCO)
Note 2: Base of NPN transistor with emitter to ground is internally connected on pin HFly through a series resistance of
about 500Ω and a resistance to ground of about 20kΩ.
Note 3: Evaluated and figured out during the device qualification phase. Informative. Not tested on every single unit.
Note 4: This capture range can be enlarged by external circuitry.
Note 5: The voltage on HPLL2C pin corresponds to immediate phase of leading edge of H-drive signal on HOut pin with
respect to internal horizontal oscillator sawtooth. It must be between the two clamping levels given. Voltage
equal to one of the clamping values indicates a marginal operation of PLL2 or non-locked state.
Note 6: Internal threshold. See Figure 10.
Note 7: The tph(min)/TH parameter is fixed by the application. For correct operation of asymmetry corrections through
dynamic phase modulation, this minimum must be increased by maximum of the total dynamic phase required
in the direction leading to bending of corners to the left. Marginal situation is indicated by reach of VTopHPLL2C
high clamping level by waveform on pin HPLL2C. Also refer to Note 5 and Figure 10.
Note 8: The tph(max)/TH parameter is fixed by the application. For correct operation of asymmetry corrections through
dynamic phase modulation, this maximum must be reduced by maximum of the total dynamic phase required in
the direction leading to bending of corners to the right. Marginal situation is indicated by reach of VBotHPLL2C
low clamping level by waveform on pin HPLL2C. Also refer to Note 5 and Figure 10 .
Note 9: All other dynamic phase corrections of picture asymmetry set to their neutral (medium) positions.
11/50
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet TDA9113.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| TDA9110 | LOW-COST DEFLECTION PROCESSOR FOR MULTISYNC MONITORS | ST Microelectronics |
| TDA9111 | LOW-COST I2C CONTROLLED DEFLECTION PROCESSOR FOR MULTISYNC MONITOR | ST Microelectronics |
| TDA9112 | LOW-COST I2C CONTROLLED DEFLECTION PROCESSOR FOR MULTISYNC MONITOR | ST Microelectronics |
| TDA9112A | HIGH-END I2C CONTROLLED DEFLECTION PROCESSOR FOR MULTISYNC MONITOR | ST Microelectronics |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |