|
|
PDF TDA8046 Data sheet ( Hoja de datos )
| Número de pieza | TDA8046 | |
| Descripción | Multi-mode QAM demodulator | |
| Fabricantes | NXP Semiconductors | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de TDA8046 (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
INTEGRATED CIRCUITS
DATA SHEET
TDA8046
Multi-mode QAM demodulator
Product specification
Supersededs data of 1996 Jul 23
File under Integrated Circuits, IC02
1996 Nov 19
1 page  
Philips Semiconductors
Multi-mode QAM demodulator
Product specification
TDA8046
6 PINNING
SYMBOL
PIN
I/O
DESCRIPTION
DIN0
1 I digital input bit 0 (LSB)
DIN1
2 I digital input bit 1
DIN2
3 I digital input bit 2
DIN3
4 I digital input bit 3
DIN4
5 I digital input bit 4
VDDD1
VSSD1
DIN5
6 supply digital peripheral supply voltage 1 (+5 V)
7 supply digital ground 1; for input peripheral and core
8 I digital input bit 5
DIN6
9 I digital input bit 6
DIN7
10 I digital input bit 7
DIN8
11 I digital input bit 8 (MSB)
VSSD2
VDDD2
VSSD3
CLKADC
VDDD3
VSSD4
CLKSDV
12 supply digital ground 2; for core and clock buffers
13 supply digital supply voltage 2; for core and clock buffers (+3.3 V)
14 supply digital peripheral ground 3
15 O clock output to ADC (4 × rs)
16 supply digital peripheral supply voltage 3 (+5 V)
17 supply digital ground 4; for core
18 O clock symbol data valid output
CLKT
19 I for test purpose only
DO7
20 O parallel data output (bit 7)
DO6
21 O parallel data output (bit 6)
DO5
22 O parallel data output (bit 5)
DO4
23 O parallel data output (bit 4)
VSSD5
VDDD4
VSSD6
DO3
24 supply digital peripheral ground 5
25 supply digital peripheral supply voltage 4 (+5 V)
26 supply digital ground 6; for core
27 O parallel data output (bit 3)
DO2
28 O parallel data output (bit 2)
DO1
29 O parallel data output (bit 1)
DO0
30 O parallel data output (bit 0)
VSSD7
CLKOUT
31 supply digital peripheral ground 7
32 I output formatter clock output
VDDD5
VSSD8
SCL
SDA
A0
33 supply digital peripheral supply voltage 5 (+5 V)
34 supply digital peripheral ground 8
35 I serial clock input (I2C-bus)
36 I/O serial data input/output (I2C-bus)
37 I hardware address input (I2C-bus)
VDDD6
TEST3
38 supply digital peripheral supply voltage 6 (+5 V)
39 I test input 3 (normally connected to ground)
TEST2
40 I test input 2 (normally connected to ground)
1996 Nov 19
5
5 Page 
Philips Semiconductors
Multi-mode QAM demodulator
Product specification
TDA8046
7.1.2 EQUALIZER
This function is realized with a T spaced 12 or 14 taps
(selected via the I2C-bus) adaptive filter with a feedback
part. The equaliser is based on a Decision Feedback
Equalizer (DFE) structure with Least Mean Square (LMS)
coefficient updating algorithm. No training sequence is
required. The block schematic of the total equalizer is
shown in Fig.8. The main tap of the equalizer is adjustable
for fine AGC function (6 dB AGC range). The settings of
the equalizer taps can be read via the I2C-bus. If the
equalizer diverges, an alarm bit is set (I2C-bus bit ALEQ)
and an automatic reset of the taps can be performed
(I2C-bus bit EAR).
To improve acquisition time, the convergence steps of the
FFE/DFE parts of the equalizer are programmable via the
I2C-bus. When the system locks, the steps are
automatically modified for optimum performances.
Besides reading the equalizer tap values, the main tap of
the equalizer can also be programmed. After setting the
main tap, the other coefficients can be set to zero.
The equalizer settings can also be frozen via the I2C-bus.
The equalizer has been proven to work correctly under bad
channel conditions as indicated in Table 1. It is guaranteed
that all loops (including equalizer) converge at a SNR of
21 dB for a 64-QAM modulation format and 27 dB for a
256-QAM modulation format.
Table 1 Channel echo profile
DELAY
3⁄8 × Tsym
11⁄8 × Tsym
2 × Tsym
45⁄8 × Tsym
67⁄8 × Tsym
AMPLITUDE
0.08
0.20
0.05
0.10
0.03
PHASE
130°
60°
310°
200°
200°
Figure 7 represents the QAM spectrum seen by the
equalizer. It corresponds (in the frequency domain) to the
multiplication of a full nyquist spectrum by the impulse
response of the channel specified in Table 1.
1
handbook, full pagewidth
relative
gain
(dB)
−1
MGD636
−3
−5
−7
−9
−11
−0.5
−0.375
−0.25
−0.125
0
0.125
0.25
0.375
0.5
( )relative frequency
f
rs
1996 Nov 19
Fig.7 QAM spectrum with echo profile as seen by the equalizer.
11
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet TDA8046.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| TDA8040T | Quadrature demodulator | NXP Semiconductors |
| TDA8041H | Quadrature demodulator controller | NXP Semiconductors |
| TDA8042M | Quadrature demodulator | NXP Semiconductors |
| TDA8043 | Satellite Demodulator and Decoder SDD | NXP Semiconductors |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |