|
|
PDF UPD77111F1 Data sheet ( Hoja de datos )
| Número de pieza | UPD77111F1 | |
| Descripción | 16-BIT FIXED-POINT DIGITAL SIGNAL PROCESSORS | |
| Fabricantes | NEC | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de UPD77111F1 (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
DATA SHEET
MOS INTEGRATED CIRCUIT
µPD77110, 77111, 77112
16-BIT FIXED-POINT DIGITAL SIGNAL PROCESSORS
DESCRIPTION
The µPD77110, 77111, and 77112 are 16-bit fixed-point digital signal processors (DSPs).
Compared with the µPD77016 family, these DSPs have improved power consumption and are ideal for battery-
powered mobile terminals such as PDAs and cellular phones.
Both mask ROM and RAM models are available.
For details of the functions of these DSPs, refer to the following User’s Manuals:
µPD77111 Family User’s Manual
: To be available soon
µPD7701X Family User’s Manual - Instructions: U13116E
FEATURES
z Instruction cycle (operating clock)
µPD77110 : 15.3 ns MIN (65 MHz MAX)
13.3 ns MIN (75 MHz MAX) (Operating voltage and ambient temperature are limited.)
µPD77111 : 13.3 ns MIN (75 MHz MAX)
µPD77112 : 13.3 ns MIN (75 MHz MAX)
z Memory
• Internal instruction memory
µPD77110 : RAM 35.5K words × 32 bits
µPD77111 : RAM 1K words × 32 bits
Mask ROM 31.75K words × 32 bits
µPD77112 : RAM 1K words × 32 bits
Mask ROM 31.75K words × 32 bits
• Data memory
µPD77110 : RAM 24K words × 16 bits × 2 banks
External memory space 32K words × 16 bits × 2 banks
µPD77111 : RAM 3K words × 16 bits × 2 banks
Mask ROM 16K words × 16 bits × 2 banks
µPD77112 : RAM 3K words × 16 bits × 2 banks
Mask ROM 16K words × 16 bits × 2 banks
External memory space 16K words × 16 bits × 2 banks
The information in this document is subject to change without notice. Before using this document, please
confirm that this is the latest version.
Not all devices/types available in every country. Please check with local NEC representative for
availability and additional information.
Document No. U12801EJ4V0DS00 (4th edition)
Date Published November 1999 N CP(K)
Printed in Japan
The mark shows major revised points.
©
1998, 1999
1 page  
DSP FUNCTION LIST
Item µPD77016
Memory space Internal instruction RAM
(words × bits) Internal instruction ROM
1.5K × 32
None
Data RAM
(X/Y memory)
2K × 16 each
µPD77018A µPD77019 µPD77019-013 µPD77110
256 × 32
4K × 32
35.5K × 32
24K × 32
None
3K × 16 each
24K × 16 each
µPD77111
µPD77112
1K × 32
31.75K × 32
3K × 16 each
µPD77113 µPD77114
3.5K × 32
48K × 32
16K × 16 each
Data ROM
(X/Y memory)
None
12K × 16 each
None
16K × 16 each
32K × 16 each
External instruction
memory
48K × 32
None
External data memory 48K × 16 each
(X/Y memory)
16K × 16 each
32K × 16 each
None
16K × 16 each
None
8K × 16 each
Instruction cycle (at maximum speed) 30 ns (33 MHz)
Multiple
–
16.6 ns (60 MHz)
15.3 ns (65 MHz)
×1, 2, 3, 4, 8 (mask option)
Fixed to ×4 Integer of ×1 to 8
(external pin)
13.3 ns (75 MHz)
Integer of ×1 to 16 (mask option)
Serial interface (two channels)
Channels 1 and 2 Channel 1 has same function as µPD77016. Channel 2 does not have SORQ2 and SIAK2 pins (for connection of codec).
have same function.
Supply voltage
5V
3V
DSP core: 2.5 V
I/O pins : 3 V
Package
160-pin QFP 100-pin TQFP
116-pin BGA
100-pin TQFP
80-pin TQFP 100-pin TQFP 80-pin FBGA 100-pin TQFP
80-pin FBGA
5 Page 
PIN NAME
BSTB
: Bus Strobe
CLKIN
: Clock Input
CLKOUT
: Clock Output
D0 - D15
: 16-bit Data Bus
DA0 - DA14 : External Data Memory Address Bus
EVDD
: Power Supply for I/O Pins
GND
: Ground
HA0, HA1
: Host Data Access
HCS
: Host Chip Select
HD0 - HD7 : Host Data Bus
HOLDAK
: Hold Acknowledge
HOLDRQ
: Hold Request
HRD
: Host Read
HRE
: Host Read Enable
HWE
: Host Write Enable
HWR
: Host Write
I.C. : Internally Connected
INT1 - INT4 : Interrupt
IVDD : Power Supply for DSP Core
MRD
: Memory Read Output
MWR
: Memory Write Output
NC : Non-Connection
NU : Not Used
P0 - P3
: Port
PLL0 - PLL2 : PLL Multiple Rate Set
RESET
: Reset
SCK1, SCK2 : Serial Clock Input
SI1, SI2
: Serial Data Input
SIAK1
: Serial Input Acknowledge
SIEN1, SIEN2 : Serial Input Enable
SO1, SO2
: Serial Data Output
SOEN1, SOEN2 : Serial Output Enable
SORQ1
: Serial Output Request
TCK
: Test Clock Input
TDI : Test Data Input
TDO
: Test Data Output
TICE
: Test In-Circuit Emulator
TMS
: Test Mode Select
TRST
: Test Reset
WAKEUP
: Wakeup from STOP Mode
X/Y : X/Y Memory Select
µPD77110, 77111, 77112
Data Sheet U12801EJ4V0DS00
11
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet UPD77111F1.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| UPD77111F1 | 16-BIT FIXED-POINT DIGITAL SIGNAL PROCESSORS | NEC |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |