DataSheetWiki


XCR22LV10-10VO24C fiches techniques PDF

Xilinx - TotalCMOS/ Universal PLD Device

Numéro de référence XCR22LV10-10VO24C
Description TotalCMOS/ Universal PLD Device
Fabricant Xilinx 
Logo Xilinx 





1 Page

No Preview Available !





XCR22LV10-10VO24C fiche technique
0
R XCR22LV10: 3V Zero Power,
TotalCMOS, Universal PLD Device
DS047 (v1.1) February 10, 2000
0 0* Product Specification
Features
• Industry's first TotalCMOS™ SPLD - both CMOS
design and process technologies
• Fast Zero Power (FZP™) design technique provides
ultra-low power and high speed
- Static current of less than 45 µA
- Dynamic current substantially below that of
competing devices
- Pin-to-pin delay of only 10 ns
• True Zero Power device with no turbo bits or power
down schemes
• Function/JEDEC map compatible with Bipolar,
UVCMOS, EECMOS 22V10s
• Multiple packaging options featuring PCB-friendly
flow-through pinouts (SOL and TSSOP)
- 24-pin TSOIC–uses 93% less in-system space than
a 28-pin PLCC
- 24-pin SOIC
- 28-pin PLCC with standard JEDEC pinout
• Available in commercial and industrial operating ranges
• Supports mixed voltage systems—5V tolerant I/Os
• Advanced 0.5µ E2CMOS process
• 1000 erase/program cycles guaranteed
• 20 years data retention guaranteed
• Varied product term distribution with up to 16 product
terms per output for complex functions
• Programmable output polarity
• Synchronous preset/asynchronous reset capability
• Security bit prevents unauthorized access
• Electronic signature for identification
• Design entry and verification using industry standard
CAE tools
• Reprogrammable using industry standard device
programmers
Description
The XCR22LV10 is the first SPLD to combine high perfor-
mance with low power, without the need for "turbo bits" or
other power down schemes. To achieve this, Xilinx has
used their FZP design technique, which replaces conven-
tional sense amplifier methods for implementing product
terms (a technique that has been used in PLDs since the
bipolar era) with a cascaded chain of pure CMOS gates.
This results in the combination of low power and high
speed that has previously been unattainable in the PLD
arena. For 5V operation, Xilinx offers the XCR22V10 that
offers high speed and low power in a 5V implementation.
The XCR22LV10 uses the familiar AND/OR logic array
structure, which allows direct implementation of
sum-of-products equations. This device has a programma-
ble AND array which drives a fixed OR array. The OR sum
of products feeds an "Output Macro Cell" (OMC), which can
be individually configured as a dedicated input, a combina-
torial output, or a registered output with internal feedback.
Functional Description
The XCR22LV10 implements logic functions as
sum-of-products expressions in a programmable-
AND/fixed-OR logic array. User-defined functions are cre-
ated by programming the connections of input signals into
the array. User-configurable output structures in the form of
I/O macrocells further increase logic flexibility (Figure 1).
DS047 (v1.1) February 10, 2000
www.xilinx.com
1-800-255-7778
1

PagesPages 14
Télécharger [ XCR22LV10-10VO24C ]


Fiche technique recommandé

No Description détaillée Fabricant
XCR22LV10-10VO24C TotalCMOS/ Universal PLD Device Xilinx
Xilinx
XCR22LV10-10VO24I TotalCMOS/ Universal PLD Device Xilinx
Xilinx

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche