DataSheetWiki


XC9536 fiches techniques PDF

Xilinx - XC9536 In-System Programmable CPLD

Numéro de référence XC9536
Description XC9536 In-System Programmable CPLD
Fabricant Xilinx 
Logo Xilinx 





1 Page

No Preview Available !





XC9536 fiche technique
9
®
1
XC9536 In-System Programmable
CPLD
December 4, 1998 (Version 5.0)
1 1* Product Specification
Features
• 5 ns pin-to-pin logic delays on all pins
• fCNT to 100 MHz
• 36 macrocells with 800 usable gates
• Up to 34 user I/O pins
• 5 V in-system programmable (ISP)
- Endurance of 10,000 program/erase cycles
- Program/erase over full commercial voltage and
temperature range
• Enhanced pin-locking architecture
• Flexible 36V18 Function Block
- 90 product terms drive any or all of 18 macrocells
within Function Block
- Global and product term clocks, output enables, set
and reset signals
• Extensive IEEE Std 1149.1 boundary-scan (JTAG)
support
• Programmable power reduction mode in each
macrocell
• Slew rate control on individual outputs
• User programmable ground pin capability
• Extended pattern security features for design protection
• High-drive 24 mA outputs
• 3.3 V or 5 V I/O capability
• Advanced CMOS 5V FastFLASH technology
• Supports parallel programming of more than one
XC9500 concurrently
• Available in 44-pin PLCC, 44-pin VQFP, and 48-pin
CSP packages
Description
The XC9536 is a high-performance CPLD providing
advanced in-system programming and test capabilities for
general purpose logic integration. It is comprised of two
36V18 Function Blocks, providing 800 usable gates with
propagation delays of 5 ns. See Figure 2 for the architec-
ture overview.
Power Management
Power dissipation can be reduced in the XC9536 by config-
uring macrocells to standard or low-power modes of opera-
tion. Unused macrocells are turned off to minimize power
dissipation.
Operating current for each design can be approximated for
specific operating conditions using the following equation:
ICC (mA) =
MCHP (1.7) + MCLP (0.9) + MC (0.006 mA/MHz) f
Where:
MCHP = Macrocells in high-performance mode
MCLP = Macrocells in low-power mode
MC = Total number of macrocells used
f = Clock frequency (MHz)
Figure 1 shows a typical calculation for the XC9536 device.
High Performance
(50)
Low Power
(30)
(83)
(50)
0 50 100
Clock Frequency (MHz)
X5920
Figure 1: Typical ICC vs. Frequency For XC9536
December 4, 1998 (Version 5.0)
1

PagesPages 7
Télécharger [ XC9536 ]


Fiche technique recommandé

No Description détaillée Fabricant
XC9536 XC9536 In-System Programmable CPLD Xilinx
Xilinx
XC9536-10 XC9536 In-System Programmable CPLD Xilinx
Xilinx
XC9536-10CS48C XC9536 In-System Programmable CPLD Xilinx
Xilinx
XC9536-10CS48I XC9536 In-System Programmable CPLD Xilinx
Xilinx

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche