DataSheetWiki


ZL10312 fiches techniques PDF

Zarlink Semiconductor Inc - Satellite Demodulator

Numéro de référence ZL10312
Description Satellite Demodulator
Fabricant Zarlink Semiconductor Inc 
Logo Zarlink Semiconductor Inc 





1 Page

No Preview Available !





ZL10312 fiche technique
ZL10312
Satellite Demodulator
Data Sheet
Features
• Conforms to EBU specification for DVB-S and
DirecTV specification for DSS
• On-chip digital filtering supports 1 - 45 MSps
symbol rates
• On-chip 60 or 90 MHz dual-ADC
• High speed scanning mode for blind symbol
rate/code rate acquisition
• Automatic spectral inversion resolution
• High level software interface for minimum
development time
• Up to ±22 MHz LNB frequency tracking
• DiSEqC™ v2.2: receive/transmit for full control of
LNB, dish and other components
• Compact 64 pin LQFP package (7 x 7 mm)
• Sleep pin gives ~1,000 fold reduction in power to
help products meet ENERGY STAR®
requirements
Applications
• DVB 1 - 45 MSps compliant satellite receiver
• DSS 20 MSps compliant satellite receivers
• SMATV trans-modulators. (Single Master
Antenna TV)
• Satellite PC applications
November 2004
Ordering Information
ZL10312QCG
ZL10312QCF
ZL10312QCG1
ZL10312UBH
64 Pin LQFP Trays, Bake & Drypack
64 Pin LQFP Tape & Reel
64 Pin LQFP* Trays, Bake & Drypack
Die supplied in wafer form**
*Pb Free Matte Tin
**Please contact Sales for further details
0°C to +70°C
Description
The ZL10312 is a QPSK/BPSK 1 - 45 MSps
demodulator and channel decoder for digital satellite
television transmissions to the European Broadcast
Union ETS 300 421 specification. It receives analogue
I and Q signals from the tuner, digitises and digitally
demodulates this signal, and implements the complete
DVB/DSS FEC (Forward Error Correction), and de-
scrambling function. The output is in the form of
MPEG2 or DSS transport stream data packets. The
ZL10312 also provides automatic gain control to the RF
front-end device.
The ZL10312 has a serial 2-wire bus interface to the
control microprocessor. Minimal software is required to
control the ZL10312 because of the built in automatic
search and decode control functions.
I I/P
Q I/P
Dual ADC
De-rotator
Decimation
Filtering
Timing recovery
Matched filter
Phase recovery
DVB
DSS
FEC
MPEG/
DSS
Packets
Analog
AGC
Control
Clock Generation
Acquisition
Control
2-Wire Bus Bus I/O
Interface
Figure 1 - Functional Block Diagram
1
Zarlink Semiconductor Inc.
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Copyright 2003-2004, Zarlink Semiconductor Inc. All Rights Reserved.

PagesPages 15
Télécharger [ ZL10312 ]


Fiche technique recommandé

No Description détaillée Fabricant
ZL10310 Digital Television DVB-T-On-a-Chip Processor Zarlink Semiconductor Inc
Zarlink Semiconductor Inc
ZL10311 Digital Television DVB-T-On-a-Chip Processor Zarlink Semiconductor Inc
Zarlink Semiconductor Inc
ZL10311 Digital Television DVB-T-On-a-Chip Processor Zarlink Semiconductor Inc
Zarlink Semiconductor Inc
ZL10312 Satellite Demodulator Zarlink Semiconductor Inc
Zarlink Semiconductor Inc

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche