|
|
Número de pieza | SAA7187 | |
Descripción | Digital video encoder DENC2-SQ | |
Fabricantes | NXP Semiconductors | |
Logotipo | ||
Hay una vista previa y un enlace de descarga de SAA7187 (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
No Preview Available ! INTEGRATED CIRCUITS
DATA SHEET
SAA7187
Digital video encoder (DENC2-SQ)
Preliminary specification
File under Integrated Circuits, IC22
1995 Sep 21
1 page Philips Semiconductors
Digital video encoder (DENC2-SQ)
Preliminary specification
SAA7187
SYMBOL
LLC
CREF
XTALO
XTALI
VDDD3
RTCI
AP
SP
VrefL
VrefH
VDDA1
CHROMA
VDDA2
Y
VSSA
CVBS
VDDA3
II
VDDA4
RESET
DTACK
RW/SCL
A0/SDA
CS/SA
VSSD6
VP3(0)
VP3(1)
VP3(2)
VP3(3)
VDDD4
SEL_MPU
PIN DESCRIPTION
38 Line-Locked Clock. This is the 24.54 MHz or 29.5 MHz master clock for the encoder. The
direction is set by the CDIR pin.
39 Clock Reference signal. This is the clock qualifier for DIG-TV2 compatible signals.
40 Crystal oscillator output (to crystal).
41 Crystal oscillator input (from crystal). If the oscillator is not used, this pin should be connected
to ground.
42 digital supply voltage 3
43 Real Time Control Input. If the clock is provided by an SAA7191B, RTCI should be connected
to the RTCO pin of the decoder to improve the signal quality.
44 Test pin. Connected to digital ground for normal operation.
45 Test pin. Connected to digital ground for normal operation.
46 Lower reference voltage input for the DACs.
47 Upper reference voltage input for the DACs.
48 Analog supply voltage 1 for the DACs and output amplifiers.
49 Analog output of the chrominance signal.
50 Analog supply voltage 2 for the DACs and output amplifiers.
51 Analog output of the luminance signal.
52 Analog ground for the DACs and output amplifiers.
53 Analog output of the CVBS signal.
54 Analog supply voltage 3 for the DACs and output amplifiers.
55 Current input for the output amplifiers, connect via a 15 kΩ resistor to VDDA.
56 Analog supply voltage 4 for the DACs and output amplifiers.
57 Reset input, active LOW. After reset is applied, all outputs are in 3-state input mode.
The I2C-bus receiver waits for the START condition.
58 Data acknowledge output of the parallel MPU interface, active LOW, otherwise high
impedance.
59 If pin 68 (SEL_MPU) is HIGH, this is the read/write signal of the parallel MPU interface,
otherwise it is the I2C-bus serial clock input.
60 If pin 68 (SEL_MPU) is HIGH, this is the address signal of the parallel MPU interface,
otherwise it is the I2C-bus serial data input/output.
61 If pin 68 (SEL_MPU) is HIGH, this is the chip select signal of the parallel MPU interface,
otherwise it is the I2C-bus slave address select pin. LOW: slave address = 88H, HIGH = 8CH.
62 digital ground 6
63
64 Lower 4 bits of the Video Port VP3. If pin 68 (SEL_MPU) is HIGH, this is the data bus of the
parallel MPU interface. If it is LOW, there can be multiplexed UV lines (422) of the U-signal
65 (444) of the Video input.
66
67 digital supply voltage 4
68 Select MPU interface input. If it is HIGH, the parallel MPU interface is active, otherwise the
I2C-bus interface will be used.
1995 Sep 21
5
5 Page Philips Semiconductors
Digital video encoder (DENC2-SQ)
Preliminary specification
SAA7187
1995 Sep 21
11
11 Page |
Páginas | Total 30 Páginas | |
PDF Descargar | [ Datasheet SAA7187.PDF ] |
Número de pieza | Descripción | Fabricantes |
SAA7182 | Digital Video Encoder EURO-DENC | NXP Semiconductors |
SAA7182A | Digital Video Encoder EURO-DENC2 | NXP Semiconductors |
SAA7182AWP | Digital Video Encoder EURO-DENC2 | NXP Semiconductors |
SAA7182AWP | Digital Video Encoder EURO-DENC2 | NXP Semiconductors |
Número de pieza | Descripción | Fabricantes |
SLA6805M | High Voltage 3 phase Motor Driver IC. |
Sanken |
SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |