|
|
PDF SC28L198A1BE Data sheet ( Hoja de datos )
| Número de pieza | SC28L198A1BE | |
| Descripción | Octal UART for 3.3V and 5V supply voltage | |
| Fabricantes | NXP Semiconductors | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de SC28L198A1BE (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
INTEGRATED CIRCUITS
SC28L198
Octal UART for 3.3V and 5V supply
voltage
Product specification
Supersedes data of 1998 Nov 04
IC19 Data Handbook
1999 Jan 14
Philips
Semiconductors
1 page  
Philips Semiconductors
Octal UART for 3.3V and 5V supply voltage
Product specification
SC28L198
PIN CONFIGURATIONS
100
1
76
75
100–PIN LQFP
TOP VIEW
25
26
51
50
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁPINÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁOUPÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ1111111112222221123456789i1023456789012345Tn ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁFuRRRIIIIIIIITTIIIITII////////////ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁnVVNNN//OOOOOOOOOOOOxxx00xxxcSS///DDDDDD2301230123CCC0123tSSaaiabcbbbbddddbdcccccoÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁn ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁP2222333333333344444444445i6789012345678901234567890nÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁFRGGuÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁEIIIITGG////VVnVVVVVOOOOOODDDDDDDDSxIIcCCSSSSSUUDNNE012345673210tCCSSSSSTT01ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁidhhhhTo01Nn ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁP5555555556666666666777777i1234567890123456789012345nÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁFÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁuRRIIIIIIITTTRIIIIT///////nVVNNN////OOOOOOOXXxxxxxOOOOxxcSS///DDDDDD12D3210321CCCÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ3210tSSihgeggggeeehgffffffonÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ1P7777888888888899999999990iÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ678901234567890123456789n0 ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁFDIuWRIRAIIICARS///VVnVVNJNOOOAAAAAAACxx_ACEÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁccCCQSS//DDR7654321001CCKlt0NCCSSKkNieaaeaNNoNnÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
1999 Jan 14
5
5 Page 
Philips Semiconductors
Octal UART for 3.3V and 5V supply voltage
Product specification
SC28L198
. The ”received break” will always be associated with a zero byte in
the RxFIFO. It means that zero character was a break character
and not a zero data byte. The reception of a break condition will
always set the ”change of break” (see below) status bit in the
Interrupt Status Register(ISR).
A framing error occurs when a non zero character was seen and
that character has a zero in the stop bit position.
The parity error indicates that the receiver generated parity was not
the same as that sent by the transmitter.
The overrun error occurs when the RxFIFO is full, the receiver shift
register is full and another start bit is detected. At this moment the
receiver has 17 valid characters and the start bit of the 18th has
been seen. At this point the host has approximately 7/16 bit time to
read a byte from the RxFIFO or the overrun condition will be set and
the 18th character will overrun the 17th and the 19th the 18th and so
on until an open position in the RxFIFO is seen. The meaning of the
overrun is that data has been lost. Data in the RxFIFO remains
valid. The receiver will begin placing characters in the RxFIFO as
soon as a position becomes vacant.
Note: Precaution must be taken when reading an overrun FIFO.
There will be 16 valid characters. Data will begin loading as soon as
the first character is read. The 17th. character will have been
received as valid but it will not be known how many characters were
lost between the two characters of the 16th. and 17th. reads of the
RxFIFO
The ”Change of break” means that either a break has been detected
or that the break condition has been cleared. This bit is available in
the ISR. The beginning of a break will be signaled by the break
change bit being set in the ISR AND the received break bit being set
in the SR. At the termination of the break condition only the change
of break in the ISR will be set. After the break condition is detected
the termination of the break will only be recognized when the RxD
input has returned to the high state for two successive edges of the
1x clock; 1/2 to 1 bit time.
The receiver is disabled by reset or via CR commands. A disabled
receiver will not interrupt the host CPU under any circumstance in
the normal mode of operation. If the receiver is in the multi-drop or
special mode, it will be partially enabled and thus may cause an
interrupt. Refer to section on Wake–Up and minor modes and the
register description for MR1 for more information.
Receiver FIFO
The receiver buffer memory is a 16 byte ripple FIFO with three
status bits appended to each data byte. (The FIFO is then 16 11 bit
”words”). The receiver state machine gathers the bits from the
receiver shift register and the status bits from the receiver logic and
writes the assembled byte and status bits to the RxFIFO. Logic
associated with the FIFO encodes the number of filled positions for
presentation to the interrupt arbitration system. The encoding is
always 1 less than the number of filled positions. Thus, a full
RxFIFO will bid with the value or 15; when empty it will not bit at all;
one position occupied bids with the value 0. An empty FIFO will not
bid since no character is available. Normally RxFIFO will present a
bid to the arbitration system when ever it has one or more filled
positions. The MR2[3:2 bits allow the user to modify this
characteristic so that bidding will not start until one of four levels
(one or more filled, 1/2 filled, 3/4 filled, full) have been reached. As
will be shown later this feature may be used to make slight
improvements in the interrupt service efficiency. A similar system
exists in the transmitter.
RxFIFO Status: Status reporting modes
The description below applies to the upper three bits in the ”Status
Register” These three bits are not ”in the status register”; They are
part of the RxFIFO. The three status bits at the top of the RxFIFO
are presented as the upper three bits of the status register included
in each UART.
The error status of a character , as reported by a read of the SR
(status register upper three bits) can be provided in two ways, as
programmed by the error mode control bit in the mode register:
”Character mode ” or the ”Block Mode”. The block mode may be
further modified (via a CR command) to set the status bits as the
characters enter the FIFO or as they are read from the FIFO.
In the ’character’ mode, status is provided on a character by
character basis as the characters are read from the RxFIFO: the
”status” applies only to the character at the top of the RxFIFO – The
next character to be read
In the ’block’ mode, the status provided in the SR for these three bits
is the logical OR of the status for all characters coming to the top of
the RxFIFO, since the last reset error command was issued. In this
mode each of the status bits stored in the RxFIFO are passed
through a latch as they are sequentially read. If any of the
characters has an error bit set then that latch will set and remain set
until reset with an ”Reset Error” command from the command
register or a receiver reset. The purpose of this mode is indicating
an error in the data block as opposed to an error in a character
The latch used in the block mode to indicate ”problem data” is
usually set as the characters are read out of the RxFIFO. Via a
command in the CR the latch may be configured to set the latch as
the characters are pushed (loaded to) the RxFIFO. This gives the
advantage of indicating ”problem data” 16 characters earlier .
In either mode, reading the SR does not affect the RxFIFO. The
RxFIFO is ’popped’ only when the RxFIFO is read. Therefore, the
SR should be read prior to reading the corresponding data
character.
If the RxFIFO is full when a new character is received, that
character is held in the receive shift register until a RxFIFO position
is available. At this time there are 17 valid characters in the
RxFIFO. If an additional character is received while this state exists,
the contents of the RxFIFO are not affected: the character
previously in the shift register is lost and the overrun error status bit,
SR[4], will be set upon receipt of the start bit of the new
(overrunning) character.
I/O ports
Each of the eight UARTs includes four I/O ports equipped with
”change of state” detectors. The pins are individually programmable
for an input only function or one of three output functions. These
functions are controlled by the ”I/O Port Configuration Register
(I/OPCR)) They will normally be used for the RTSN–CTSN, DTR
hardware signals, RxD or TxD input or output clocks or switch inputs
as well as data out put from the I/OPIOR register.
It is important to note that the input circuits are always active. That
is the signal on a port, whether it is derived from an internal or
external source is always available to the internal circuits associated
with an input on that port.
The ”Change of State” (COS) detectors are sensitive to both a 1 to 0
or a 0 to 1 transition. The detectors are controlled by the internal
38.4 KHz baud rate and will signal a change when a transition has
been stable for two rising edges of this clock. Thus a level on the
I/O ports must be stable for 26 s to 52 s. Defining a port as an
output will disable the COS detector at that port. The condition of
1999 Jan 14
11
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet SC28L198A1BE.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| SC28L198A1BE | Octal UART for 3.3V and 5V supply voltage | NXP Semiconductors |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |