DataSheetWiki


IDT71V65803S133BQ fiches techniques PDF

Integrated Device Technology - 256K x 36/ 512K x 18 3.3V Synchronous ZBT SRAMs

Numéro de référence IDT71V65803S133BQ
Description 256K x 36/ 512K x 18 3.3V Synchronous ZBT SRAMs
Fabricant Integrated Device Technology 
Logo Integrated Device Technology 





1 Page

No Preview Available !





IDT71V65803S133BQ fiche technique
256K x 36, 512K x 18
3.3V Synchronous ZBT™ SRAMs
ZBT™ Feature
3.3V I/O, Burst Counter
Pipelined Outputs
IDT71V65603
IDT71V65803
Features
x 256K x 36, 512K x 18 memory configurations
x Supports high performance system speed - 150MHz
(3.8ns Clock-to-Data Access)
x ZBTTM Feature - No dead cycles between write and read cycles
x Internally synchronized output buffer enable eliminates the
need to control OE
x Single R/W (READ/WRITE) control pin
x Positive clock-edge triggered address, data, and control
signal registers for fully pipelined applications
x 4-word burst capability (interleaved or linear)
x Individual byte write (BW1 - BW4) control (May tie active)
x Three chip enables for simple depth expansion
x 3.3V power supply (±5%)
x 3.3V I/O Supply (VDDQ)
x Power down controlled by ZZ input
x Packaged in a JEDEC standard 100-pin plastic thin quad
flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch
ball grid array(fBGA).
Description
The IDT71V65603/5803 are 3.3V high-speed 9,437,184-bit
(9 Megabit) synchronous SRAMS. They are designed to eliminate dead bus
cycles when turning the bus around between reads and writes, or writes and
reads.Thus,theyhavebeengiventhenameZBTTM,orZeroBusTurnaround.
Address and control signals are applied to the SRAM during one clock
cycle,andtwocycleslatertheassociateddatacycleoccurs,beitreadorwrite.
The IDT71V65603/5803 contain data I/O, address and control signal
registers. Output enable is the only asynchronous signal and can be used
to disable the outputs at any given time.
AClockEnable(CEN)pinallowsoperationoftheIDT71V65603/5803to
besuspendedaslongasnecessary.Allsynchronousinputsareignoredwhen
(CEN)ishighandtheinternaldeviceregisterswillholdtheirpreviousvalues.
There are three chip enable pins (CE1, CE2, CE2) that allow the user
todeselectthedevicewhendesired.Ifanyoneofthesethreearenotasserted
when ADV/LD is low, no new memory operation can be initiated. However,
anypendingdatatransfers(readsorwrites)willbecompleted.Thedatabus
will tri-state two cycles after chip is deselected or a write is initiated.
The IDT71V65603/5803 have an on-chip burst counter. In the burst
mode, the IDT71V65603/5803 can provide four cycles of data for a single
address presented to the SRAM. The order of the burst sequence is
defined by the LBO input pin. The LBO pin selects between linear and
interleaved burst sequence. The ADV/LD signal is used to load a new
externaladdress(ADV/LD=LOW) orincrementtheinternalburstcounter
(ADV/LD = HIGH).
The IDT71V65603/5803 SRAM utilize IDT's latest high-performance
CMOSprocess,andarepackagedinaJEDECStandard14mmx20mm100-
pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array (BGA) and
165 fine pitch ball grid array (fBGA) .
Pin Description Summary
A0-A18
CE1, CE2, CE2
OE
R/W
Address Inputs
Chip Enables
Output Enable
Read/Write Signal
CEN Clock Enable
BW1, BW2, BW3, BW4
Individual Byte Write Selects
CLK
ADV/LD
Clock
Advance burst address / Load new address
LBO Linear / Interleaved Burst Order
ZZ Sleep Mode
I/O0-I/O31, I/OP1-I/OP4
Data Input / Output
VDD, VDDQ
Core Power, I/O Power
VSS Ground
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
I/O
Supply
Supply
Synchronous
Synchronous
Asynchronous
Synchronous
Synchronous
Synchronous
N/A
Synchronous
Static
Asynchronous
Synchronous
Static
Static
5304 tbl 01
ZBT and Zero Bus Turnaround are trademarks of Integrated Device Technology, Inc. and the architecture is supported by Micron Technology and Motorola, Inc.
©2002 Integrated Device Technology, Inc.
1
DECEMBER 2002
DSC-5304/05

PagesPages 26
Télécharger [ IDT71V65803S133BQ ]


Fiche technique recommandé

No Description détaillée Fabricant
IDT71V65803S133BG 256K x 36/ 512K x 18 3.3V Synchronous ZBT SRAMs Integrated Device Technology
Integrated Device Technology
IDT71V65803S133BGI 256K x 36/ 512K x 18 3.3V Synchronous ZBT SRAMs Integrated Device Technology
Integrated Device Technology
IDT71V65803S133BQ 256K x 36/ 512K x 18 3.3V Synchronous ZBT SRAMs Integrated Device Technology
Integrated Device Technology
IDT71V65803S133BQI 256K x 36/ 512K x 18 3.3V Synchronous ZBT SRAMs Integrated Device Technology
Integrated Device Technology

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche