DataSheetWiki


IDT70V7399S fiches techniques PDF

Integrated Device Technology - HIGH-SPEED 3.3V 128K x 18 SYNCHRONOUS BANK-SWITCHABLE DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE

Numéro de référence IDT70V7399S
Description HIGH-SPEED 3.3V 128K x 18 SYNCHRONOUS BANK-SWITCHABLE DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE
Fabricant Integrated Device Technology 
Logo Integrated Device Technology 





1 Page

No Preview Available !





IDT70V7399S fiche technique
HIGH-SPEED 3.3V 128K x 18
SYNCHRONOUS
BANK-SWITCHABLE
IDT70V7399S
DUAL-PORT STATIC RAM
WITH 3.3V OR 2.5V INTERFACE
Features:
x 128K x 18 Synchronous Bank-Switchable Dual-ported
SRAM Architecture
64 independent 2K x 18 banks
– 2 megabits of memory on chip
x Bank access controlled via bank address pins
x High-speed data access
– Commercial: 3.4ns (200MHz)/3.6ns (166MHz)/
4.2ns (133MHz) (max.)
– Industrial: 3.6 (166MHz)/4.2ns (133MHz) (max.)
x Selectable Pipelined or Flow-Through output mode
x Counter enable and repeat features
x Dual chip enables allow for depth expansion without
additional logic
x Full synchronous operation on both ports
– 5ns cycle time, 200MHz operation (14Gbps bandwidth)
– Fast 3.4ns clock to data out
– 1.5ns setup to clock and 0.5ns hold on all control, data, and
address inputs @ 200MHz
– Data input, address, byte enable and control registers
– Self-timed write allows fast cycle time
x Separate byte controls for multiplexed bus and bus
matching compatibility
x LVTTL- compatible, 3.3V (±150mV) power supply
for core
x LVTTL compatible, selectable 3.3V (±150mV) or 2.5V
(±100mV) power supply for I/Os and control signals on
each port
x Industrial temperature range (-40°C to +85°C) is
available at 166MHz and 133MHz
x Available in a 144-pin Thin Quad Flatpack (TQFP),
208-pin fine pitch Ball Grid Array (fpBGA), and 256-pin Ball
Grid Array (BGA)
x Supports JTAG features compliant with IEEE 1149.1
– Due to limited pin count, JTAG is not supported on the
144-pin TQFP package.
Functional Block Diagram
PL/FTL
OPTL
CLKL
ADSL
CNTENL
REPEATL
R/WL
CE0L
CE1L
UBL
LBL
OEL
CONTROL
LOGIC
MUX
2Kx18
MEMORY
ARRAY
(BANK 0)
CONTROL
LOGIC
PL/FTR
OPTR
CLKR
ADSR
CNTENR
REPEATR
R/WR
CE0R
CE1R
UBR
LBR
OER
I/O0L-17L
I/O
CONTROL
A10L
A0L
BA5L
BA4L
BA3L
BA2L
BA1L
BA0L
ADDRESS
DECODE
BANK
DECODE
NOTE:
1. The Bank-Switchable dual-port uses a true SRAM
core instead of the traditional dual-port SRAM core.
As a result, it has unique operating characteristics.
Please refer to the functional description on page 19
for details.
©2002 Integrated Device Technology, Inc.
MUX
MUX
2Kx18
MEMORY
ARRAY
(BANK 1)
MUX
MUX
2Kx18
MEMORY
ARRAY
(BANK 63)
MUX
TDI
TDO
JTAG
TMS
TCK
TRST
1
I/O
CONTROL
I/O0R-17R
ADDRESS
DECODE
BANK
DECODE
A10R
A0R
BA5R
BA4R
BA3R
BA2R
BA1R
BA0R
5630 drw 01
,
DECEMBER 2002
DSC 5630/6

PagesPages 22
Télécharger [ IDT70V7399S ]


Fiche technique recommandé

No Description détaillée Fabricant
IDT70V7399S HIGH-SPEED 3.3V 128K x 18 SYNCHRONOUS BANK-SWITCHABLE DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE Integrated Device Technology
Integrated Device Technology

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche