DataSheetWiki


74ABT845PW fiches techniques PDF

NXP Semiconductors - 8-bit bus interface latch with set and reset 3-State

Numéro de référence 74ABT845PW
Description 8-bit bus interface latch with set and reset 3-State
Fabricant NXP Semiconductors 
Logo NXP Semiconductors 





1 Page

No Preview Available !





74ABT845PW fiche technique
Philips Semiconductors
8-bit bus interface latch with set and reset
(3-State)
Product specification
74ABT845
FEATURES
High speed parallel latches
Ideal where high speed, light loading, or increased fan-in are
required with MOS microprocessors
Broadside pinout
Output capability: +64mA/–32mA
Power-up 3-State
Power-up reset
Latch-up protection exceeds 500mA per Jedec Std 17
ESD protection exceeds 2000 V per MIL STD 883 Method 3015
and 200 V per Machine Model
DESCRIPTION
The 74ABT845 consists of eight D-type latches with 3-State outputs.
In addition to the LE, OE, MR and PRE pins, the 74ABT845 has two
additional OE pins, making a total of three Output Enable (OE0,
OE1, OE2) pins. The multiple Output enables allow multiuser control
of the interface, e.g., CS, DMA, and RD/WR.
QUICK REFERENCE DATA
SYMBOL
PARAMETER
tPLH
tPHL
CIN
COUT
ICCZ
Propagation delay
Dn to Qn
Input capacitance
Output capacitance
Total supply current
CONDITIONS
Tamb = 25°C; GND = 0V
CL = 50pF; VCC = 5V
VI = 0V or VCC
Outputs disabled;
VO = 0V or VCC
Outputs disabled; VCC = 5.5V
TYPICAL
5.4
4
7
500
UNIT
ns
pF
pF
nA
ORDERING INFORMATION
PACKAGES
24-Pin Plastic DIP
24-Pin plastic SO
24-Pin Plastic SSOP Type II
24-Pin Plastic TSSOP Type I
TEMPERATURE RANGE OUTSIDE NORTH AMERICA
–40°C to +85°C
74ABT845 N
–40°C to +85°C
74ABT845 D
–40°C to +85°C
74ABT845 DB
–40°C to +85°C
74ABT845 PW
NORTH AMERICA
74ABT845 N
74ABT845 D
74ABT845 DB
74ABT845PW DH
DWG NUMBER
SOT222-1
SOT137-1
SOT340-1
SOT355-1
PIN CONFIGURATION
OE0 1
OE1 2
D0 3
D1 4
D2 5
D3 6
D4 7
D5 8
D6 9
D7 10
MR 11
GND 12
24 VCC
23 OE2
22 Q0
21 Q1
20 Q2
19 Q3
18 Q4
17 Q5
16 Q6
15 Q7
14 PRE
13 LE
TOP VIEW
PIN DESCRIPTION
PIN NUMBER SYMBOL
FUNCTION
1, 2, 23
OE0 – OE2
Output enable inputs
(active-Low)
3, 4, 5, 6,
7, 8, 9, 10
D0-D7 Data inputs
22, 21, 20, 19,18,
17, 16, 15
Q0-Q7
Data outputs
11 MR Master reset input (active-Low)
13
LE
Latch enable input
(active-High)
14
PRE
Preset input (active-Low)
12 GND Ground (0V)
24 VCC Positive supply voltage
SA00258
1995 Sep 06
1 853-1703 15702

PagesPages 7
Télécharger [ 74ABT845PW ]


Fiche technique recommandé

No Description détaillée Fabricant
74ABT845PW 8-bit bus interface latch with set and reset 3-State NXP Semiconductors
NXP Semiconductors
74ABT845PWDH 8-bit bus interface latch with set and reset 3-State NXP Semiconductors
NXP Semiconductors

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche