DataSheetWiki


74ABT16500 fiches techniques PDF

Fairchild Semiconductor - 18-Bit Universal Bus Transceivers with 3-STATE Outputs

Numéro de référence 74ABT16500
Description 18-Bit Universal Bus Transceivers with 3-STATE Outputs
Fabricant Fairchild Semiconductor 
Logo Fairchild Semiconductor 





1 Page

No Preview Available !





74ABT16500 fiche technique
April 1993
Revised January 1999
74ABT16500
18-Bit Universal Bus Transceivers with 3-STATE Outputs
General Description
The ABT16500 18-bit universal bus transceiver combines
D-type latches and D-type flip-flops to allow data flow in
transparent, latched, and clocked modes.
Data flow in each direction is controlled by output-enable
(OEAB and OEBA), latch-enable (LEAB and LEBA), and
clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the
device operates in the transparent mode when LEAB is
HIGH. When LEAB is LOW, the A data is latched if CLKAB
is held at a HIGH or LOW logic level. If LEAB is LOW, the A
bus data is stored in the latch/flip-flop on the HIGH-to-LOW
transition of CLKAB. Output-enable OEAB is active-high.
When OEAB is HIGH, the outputs are active. When OEAB
is LOW, the outputs are in the high-impedance state.
Data flow for B to A is similar to that of A to B but uses
OEBA, LEBA, and CLKBA. The output enables are com-
plementary (OEAB is active HIGH and OEBA is active
LOW).
To ensure the high-impedance state during power up or
power down, OE should be tied to GND through a pulldown
resistor; the minimum value of the resistor is determined by
the current-sourcing capability of the driver.
Features
s Combines D-Type latches and D-Type flip-flops for
operation in transparent, latched, or clocked mode
s Flow-through architecture optimizes PCB layout
s Guaranteed latch-up protection
s High impedance glitch free bus loading during entire
power up and power down cycle
s Non-destructive hot insertion capability
Ordering Code:
Order Number Package Number
Package Description
74ABT16500CSSC
MS56A
56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300” Wide
74ABT16500CMTD
MTD56
56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Devices also available in Tape and Reel. Specify by appending the letter suffix “X” to the ordering code.
Connection Diagram
Function Table (Note 1)
Pin Assignment for SSOP
Inputs
Output
OEAB LEAB CLKAB A
B
LXXX
Z
HHX L
L
HHXH
H
HL L
L
HL H
H
H L H X B0 (Note 2)
H L L X B0 (Note 3)
Note 1: A-to-B data flow is shown: B-to-A flow is similar but uses OEBA,
LEBA, and CLKBA.
Note 2: Output level before the indicated steady-state input conditions
were established.
Note 3: Output level before the indicated steady-state input conditions
were established, provided that CLKAB was LOW before LEAB went LOW.
© 1999 Fairchild Semiconductor Corporation DS011581.prf
www.fairchildsemi.com

PagesPages 9
Télécharger [ 74ABT16500 ]


Fiche technique recommandé

No Description détaillée Fabricant
74ABT16500 18-Bit Universal Bus Transceivers with 3-STATE Outputs Fairchild Semiconductor
Fairchild Semiconductor
74ABT16500C 18-bit universal bus transceiver 3-State NXP Semiconductors
NXP Semiconductors
74ABT16501 18-Bit Universal Bus Transceivers with 3-STATE Outputs Fairchild Semiconductor
Fairchild Semiconductor
74ABT16501A 18-bit universal bus transceiver 3-State NXP Semiconductors
NXP Semiconductors

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche