|
|
PDF DM7476N Data sheet ( Hoja de datos )
| Número de pieza | DM7476N | |
| Descripción | Dual Master-Slave J-K Flip-Flops with Clear/ Preset/ and Complementary Outputs | |
| Fabricantes | Fairchild Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de DM7476N (archivo pdf) en la parte inferior de esta página. Total 4 Páginas | ||
|
No Preview Available !
September 1986
Revised February 2000
DM7476
Dual Master-Slave J-K Flip-Flops with
Clear, Preset, and Complementary Outputs
General Description
This device contains two independent positive pulse trig-
gered J-K flip-flops with complementary outputs. The J and
K data is processed by the flip-flop after a complete clock
pulse. While the clock is LOW the slave is isolated from the
master. On the positive transition of the clock, the data
from the J and K inputs is transferred to the master. While
the clock is HIGH the J and K inputs are disabled. On the
negative transition of the clock, the data from the master is
transferred to the slave. The logic state of J and K inputs
must not be allowed to change while the clock is HIGH.
The data is transferred to the outputs on the falling edge of
the clock pulse. A LOW logic level on the preset or clear
inputs will set or reset the outputs regardless of the logic
levels of the other inputs.
Ordering Code:
Order Number Package Number
Package Description
DM7476N
N16E
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Connection Diagram
Function Table
Inputs
Outputs
PR CLR CLK J
K
Q
Q
LHXXX
H
L
HLXXX
L
H
L LXXX
H
H
H H
H H
H H
H H
(Note 1) (Note 1)
L L Q0 Q0
HL
H
L
LH
L
H
HH
Toggle
H = HIGH Logic Level
L = LOW Logic Level
X = Either LOW or HIGH Logic Level
= Positive pulse data. The J and K inputs must be held constant while
the clock is HIGH. Data is transferred to the outputs on the falling
edge of the clock pulse.
Q0 = The output logic level before the indicated input conditions were
established.
Toggle = Each output changes to the complement of its previous level on
each complete active HIGH level clock pulse.
Note 1: This configuration is nonstable; that is, it will not persist when the
preset and/or clear inputs return to their inactive (HIGH) level.
© 2000 Fairchild Semiconductor Corporation DS006528
www.fairchildsemi.com
1 page | ||
| Páginas | Total 4 Páginas | |
| PDF Descargar | [ Datasheet DM7476N.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| DM7476 | Dual Master-Slave J-K Flip-Flops with Clear/ Preset/ and Complementary Outputs | Fairchild Semiconductor |
| DM7476 | Dual Master-Slave J-K Flip-Flops |  National Semiconductor |
| DM7476N | Dual Master-Slave J-K Flip-Flops with Clear/ Preset/ and Complementary Outputs | Fairchild Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |