|
|
PDF DM7473 Data sheet ( Hoja de datos )
| Número de pieza | DM7473 | |
| Descripción | Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs | |
| Fabricantes | Fairchild Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de DM7473 (archivo pdf) en la parte inferior de esta página. Total 3 Páginas | ||
|
No Preview Available !
September 1986
Revised February 2000
DM7473
Dual Master-Slave J-K Flip-Flops
with Clear and Complementary Outputs
General Description
This device contains two independent positive pulse trig-
gered J-K flip-flops with complementary outputs. The J and
K data is processed by the flip-flops after a complete clock
pulse. While the clock is LOW the slave is isolated from the
master. On the positive transition of the clock, the data
from the J and K inputs is transferred to the master. While
the clock is HIGH the J and K inputs are disabled. On the
negative transition of the clock, the data from the master is
transferred to the slave. The logic states of the J and K
inputs must not be allowed to change while the clock is
HIGH. Data transfers to the outputs on the falling edge of
the clock pulse. A LOW logic level on the clear input will
reset the outputs regardless of the logic states of the other
inputs.
Ordering Code:
Order Number Package Number
Package Description
DM7473N
N14A
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Connection Diagram
Function Table
Inputs
Outputs
CLR CLK
J
K
Q
Q
L X XX L
H
H
LL
Q0
Q0
H
HL
H
L
H
LH
L
H
H
HH
Toggle
H = HIGH Logic Level
L = LOW Logic Level
X = Either LOW or HIGH Logic Level
= Positive pulse data. the J and K inputs must be held constant while
the clock is HIGH. Data is transferred to the outputs on the falling
edge of the clock pulse.
Q0 = The output logic level before the indicated input conditions were
established.
Toggle = Each output changes to the complement of its previous level on
each HIGH level clock pulse.
© 2000 Fairchild Semiconductor Corporation DS006525
www.fairchildsemi.com
1 page | ||
| Páginas | Total 3 Páginas | |
| PDF Descargar | [ Datasheet DM7473.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| DM7470 | AND Gated Positive Edge Triggered J-K Flip-Flop |  National Semiconductor |
| DM7473 | Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs | Fairchild Semiconductor |
| DM7473N | Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs | Fairchild Semiconductor |
| DM7474 | Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset/ Clear and Complementary Outputs | Fairchild Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |