DataSheetWiki


EBD11ED8ABFB fiches techniques PDF

Elpida Memory - 1GB Unbuffered DDR SDRAM DIMM EBD11ED8ABFB (128M words 72 bits/ 2 Banks)

Numéro de référence EBD11ED8ABFB
Description 1GB Unbuffered DDR SDRAM DIMM EBD11ED8ABFB (128M words 72 bits/ 2 Banks)
Fabricant Elpida Memory 
Logo Elpida Memory 





1 Page

No Preview Available !





EBD11ED8ABFB fiche technique
PRELIMINARY DATA SHEET
1GB Unbuffered DDR SDRAM DIMM
EBD11ED8ABFB (128M words × 72 bits, 2 Banks)
Description
The EBD11ED8ABFB is 128M words × 72 bits, 2
banks Double Data Rate (DDR) SDRAM unbuffered
module, mounted 18 pieces of 512M bits DDR SDRAM
sealed in TSOP package. Read and write operations
are performed at the cross points of the CK and the
/CK. This high-speed data transfer is realized by the 2
bits prefetch-pipelined architecture. Data strobe (DQS)
both for read and write are available for high speed and
reliable data bus design. By setting extended mode
register, the on-chip Delay Locked Loop (DLL) can be
set enable or disable. This module provides high
density mounting without utilizing surface mount
technology. Decoupling capacitors are mounted
beside each TSOP on the module board.
Features
184-pin socket type dual in line memory module
(DIMM)
PCB height: 31.75mm
Lead pitch: 1.27mm
2.5V power supply
Data rate: 333Mbps/266Mbps (max.)
2.5 V (SSTL_2 compatible) I/O
Double Data Rate architecture; two data transfers per
clock cycle
Bi-directional, data strobe (DQS) is transmitted
/received with data, to be used in capturing data at
the receiver
Data inputs and outputs are synchronized with DQS
4 internal banks for concurrent operation
(Component)
DQS is edge aligned with data for READs; center
aligned with data for WRITEs
Differential clock inputs (CK and /CK)
DLL aligns DQ and DQS transitions with CK
transitions
Commands entered on each positive CK edge; data
referenced to both edges of DQS
Auto precharge option for each burst access
Programmable burst length: 2, 4, 8
Programmable /CAS latency (CL): 2, 2.5
Refresh cycles: (8192 refresh cycles /64ms)
7.8µs maximum average periodic refresh interval
2 variations of refresh
Auto refresh
Self refresh
Document No. E0295E20 (Ver. 2.0)
Date Published August 2002 (K) Japan
URL: http://www.elpida.com
Elpida Memory , Inc. 2002

PagesPages 19
Télécharger [ EBD11ED8ABFB ]


Fiche technique recommandé

No Description détaillée Fabricant
EBD11ED8ABFB 1GB Unbuffered DDR SDRAM DIMM EBD11ED8ABFB (128M words 72 bits/ 2 Banks) Elpida Memory
Elpida Memory
EBD11ED8ABFB-6B 1GB Unbuffered DDR SDRAM DIMM EBD11ED8ABFB (128M words 72 bits/ 2 Banks) Elpida Memory
Elpida Memory
EBD11ED8ABFB-7A 1GB Unbuffered DDR SDRAM DIMM EBD11ED8ABFB (128M words 72 bits/ 2 Banks) Elpida Memory
Elpida Memory
EBD11ED8ABFB-7B 1GB Unbuffered DDR SDRAM DIMM EBD11ED8ABFB (128M words 72 bits/ 2 Banks) Elpida Memory
Elpida Memory

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche