|
|
PDF M2201 Data sheet ( Hoja de datos )
| Número de pieza | M2201 | |
| Descripción | 2-Wires 1 Kbit x8 Serial EEPROM | |
| Fabricantes | STMicroelectronics | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de M2201 (archivo pdf) en la parte inferior de esta página. Total 15 Páginas | ||
|
No Preview Available !
M2201
2-Wires 1 Kbit (x8) Serial EEPROM
TWO WIRE SERIAL INTERFACE
100.000 ERASE/WRITE CYCLES with
100 YEARS DATA RETENTION at 55°C
SINGLE SUPPLY VOLTAGE:
– 4.5V to 5.5V for M2201 version
– 2.7V to 5.5V for M2201V version
HARDWARE WRITE CONTROL
100 KBIT TRANSFER RATE
BYTE WRITE
PAGE WRITE (up to 4 BYTES)
SELF TIMED PROGRAMMING CYCLE
AUTOMATIC ADDRESS INCREMENTING
ENHANCED ESD/LATCH UP
DESCRIPTION
The M2201 is a simplified 2-wire bus 1 Kbit electri-
cally erasable programmable memory (EEPROM),
organized as 128 x8 bits. It is manufactured in
STMicroelectronics’s Hi-Endurance Advanced
CMOS technology which guarantees a data reten-
tion of 100 years at 55°C.
The M2201 is available in Plastic Dual-in-Line,
Plastic Small Outline and Thin Shrink Small Out-
line packages.
The memory is compatible with a two wire serial
interface which uses a bi-directional data bus and
serial clock. Read and write operations are initi-
ated by a START condition generated by the bus
master and ended by a STOP condition.
Address bits and RW bit are defined in one single
byte, instead of two (or three) bytes for the standard
I2C protocol.
Table 1. Signal Names
SDA
Serial Data Input/Output
SCL Serial Clock
WC Write Control
VCC Supply Voltage
VSS Ground
8
1
PSDIP8 (B)
0.25mm Frame
8
1
SO8 (M)
150mil Width
8
1
TSSOP8 (DW)
169 mil width
Figure 1. Logic Diagram
VCC
SCL
WC
M2201
SDA
VSS
AI01321
July 1999
1/15
1 page  
M2201
Table 5. AC Characteristics
(TA = 0 to 70 °C or –40 to 85 °C; VCC = 4.5V to 5.5V or 2.7V to 5.5V)
Symbol
Alt
Parameter
Min Max Unit
tCH1CH2
tR Clock Rise Time
1 µs
tCL1CL2
tDH1DH2
tF Clock Fall Time
tR Input Rise Time
300 ns
1 µs
tDL1DL1
tCHDX (1)
tF
tSU:STA
Input Fall Time
Clock High to Input Transition
300 ns
4.7 µs
tCHCL
tHIGH
Clock Pulse Width High
4 µs
tDLCL
tHD:STA
Input Low to Clock Low (START)
4
µs
tCLDX
tHD:DAT
Clock Low to Input Transition
0 µs
tCLCH
tLOW
Clock Pulse Width Low
4.7 µs
tDXCX
tCHDH
tSU:DAT
tSU:STO
Input Transition to Clock Transition
Clock High to Input High (STOP)
250
4.7
ns
µs
tDHDL
tCLQV (2)
tBUF Input High to Input Low (Bus Free)
tAA Clock Low to Next Data Out Valid
4.7 µs
0.3 3.5 µs
tCLQX
tDH Data Out Hold Time
300 ns
fC fSCL Clock Frequency
100 kHz
tW tWR Write Time
10 ms
Notes: 1. For a reSTART condition, or following a write cycle.
2. The minimum value delays the falling/rising edge of SDA away from SCL = 1 in order to avoid unwanted START and/or STOP
conditions.
Table 6. AC Measurement Conditions
Input Rise and Fall Times
Input Pulse Voltages
Input and Output Timing Ref.
Voltages
≤ 50ns
0.2VCC to 0.8VCC
0.3VCC to 0.7VCC
Figure 4. AC Testing Input Output Waveforms
0.8VCC
0.2VCC
0.7VCC
0.3VCC
AI00825
Memory Addressing. To start communication be-
tween the bus master and the slave M2201, the
master must initiate a START condition. Following
this, the master sends onto the SDA bus line 8 bits
(MSB first) corresponding to the 7th bit byte-ad-
dress and a READ or WRITE bit. This 8th bit is set
to ’1’ for read and ’0’ for write operations. If a match
is found, the corresponding memory will acknow-
ledge the identification on the SDA bus during the
9th bit time.
Write Operations
Following a START condition the master sends the
byte address with the RW bit reset to ’0’. The
memory acknowledges this and waits for a data
byte. Any write command with WC = 1 (during a
period of time from the START condition until the
end of the Byte Address) will not modify data and
will NOT be acknowledged on data bytes, as in
Figure 8.
5/15
5 Page 
ORDERING INFORMATION SCHEME
Example: M2201 V M 1 TR
M2201
Operating Voltage
blank 4.5V to 5.5V
V 2.7V to 5.5V
B
M
DW
Package
PSDIP8
0.25mm Frame
SO8
150mil Width
TSSOP8
169mil width
Temperature Range
1 0 to 70 °C
6 –40 to 85 °C
Option
TR Tape & Reel
Packing
Devices are shipped from the factory with the memory content set at all "1’s" (FFh).
For a list of available options (Operating Voltage, Package, etc...) or for further information please contact
the STMicroelectronics Sales Office nearest to you.
11/15
11 Page | ||
| Páginas | Total 15 Páginas | |
| PDF Descargar | [ Datasheet M2201.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| M2201 | 2-Wires 1 Kbit x8 Serial EEPROM | STMicroelectronics |
| M220EW01-V0 | TFT LOD Module |  AUO |
| M220EW01-V2 | WSXGA+ Color TFT-LCD | AUO |
| M220EW01-V4 | WSXGA+ Color TFT-LCD | AUO |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |