DataSheetWiki

M2006-12 Datasheet دیتاشیت PDF دانلود

دیتاشیت - Integrated Circuit Solution Inc - VCSO BASED FEC CLOCK PLL / HITLESS SWITCHING OPTION

شماره قطعه M2006-12
شرح مفصل VCSO BASED FEC CLOCK PLL / HITLESS SWITCHING OPTION
تولید کننده Integrated Circuit Solution Inc 
آرم Integrated Circuit Solution Inc 


1 Page

		

No Preview Available !

M2006-12 شرح
Integrated
Circuit
Systems, Inc.
Product Brief
M2006-02/-12
VCSO BASED FEC CLOCK PLL / HITLESS SWITCHING OPTION
GENERAL DESCRIPTION
PIN ASSIGNMENT (9 x 9 mm SMT)
The M2006-02 and -12 are VCSO (Voltage Controlled
SAW Oscillator) based clock generator PLLs designed
for clock frequency translation and jitter attenuation.
They support both forward and inverse FEC (Forward
Error Correction) clock multiplication ratios, which are
pin-selected from pre-programming look-up tables.
The M2006-12 adds Hitless Switching and Phase
Build-out to enable SONET (GR-253) / SDH (G.813)
MTIE and TDEV compliance during reference clock
reselection. Hitless Switching (HS) engages when a
4ns or greater clock phase change is detected.
FIN_SEL0
FEC_SEL0
FEC_SEL1
FEC_SEL2
FEC_SEL3
VCC
DNC
DNC
DNC
28 18
29 17
30 M 2 0 0 6 - 0 2 16
31 15
32 M 2 0 0 6 - 1 2 14
33
34 ( T o p V i e w )
13
12
35 11
36 10
P0_SEL
P1_SEL
nFOUT0
FOUT0
GND
nFOUT1
FOUT1
VCC
GND
This phase-change triggered implementation of HS
is not recommended when using an unstable
reference (more than 1ns jitter pk-to-pk) or when the
resulting phase detector frequency is less than
5MHz. Refer to full product data sheet for more
information.
FEATURES
Pin-selectable PLL divider ratios support forward
and inverse FEC ratio translation, including:
• 255/238 (OTU1) Mapping and 238/255 De-mapping
• 255/237 (OTU2) Mapping and 237/255 De-mapping
• 255/236 (OTU3) Mapping and 236/255 De-mapping
Supports input reference and VCSO frequencies up
to 700MHz, supports loop timing modes
(Specify VCSO frequency at time of order)
Low phase jitter < 0.5 ps rms typical
(12kHz to 20MHz or 50kHz to 80MHz)
M2006-12 includes APC pin for Phase Build-out
function (for absorption of the input phase change)
Commercial and Industrial temperature grades
Single 3.3V power supply
Small 9 x 9 mm SMT (surface mount) package
Example I/O Clock Frequency Combinations
Using M2006-02/-12-622.0800 and Inverse FEC Ratios
FEC PLL Ratio
Mfec / Rfec
Base Input Rate 1
(MHz)
Output Clock
(either output)
MHz
1/1
238/255
237/255
236/255
622.0800
666.5143
669.3266
672.1627
622.08
or
155.52
Note 1: Input reference clock can be the base frequency shown
divided by “Mfin”, as shown in the following table.
Mfin Divider and Example Input Frequencies
FIN_SEL1:0
Mfin Value
For Base Input Rate of 622.0800
Sample Ref. Freq. (MHz)
11
1
622.08
10
01
00
4
8
32
155.52
77.76
19.44
SIMPLIFIED BLOCK DIAGRAM
M2006-02 / M2006-12
Loop
Filter
APC
M2006-12 only
DIF_REF0
nDIF_REF0
DIF_REF1
nDIF_REF1
REF_SEL
0
Rfec Div
1
VCSO
Mfec Div
Mfin Div
(1, 4, 8, or 32)
P0 Div
(1 or 4)
FOUT0
nFOUT0
4
FEC_SEL3:0
2
FIN_SEL1:0
Mfec / Rfec
Divider LUT
Mfin Divider
LUT
P1 Div
(1 or 4)
FOUT1
nFOUT1
P0_SEL
P1_SEL
M2006-02/-12 PB Rev 2.2
Revised 06Jul2004
M2006-02/-12 VCSO Based FEC Clock PLL / Hitless Switching
Integrated Circuit Systems, Inc. Networking & Communications www.icst.com tel (508) 852-5400

قانون اساسیصفحه 1
دانلود [ M2006-12 دیتاشیت ]



دیتاشیت توصیه

شماره قطعه شرح مفصل تولید کنندگان
M2006-12 VCSO BASED FEC CLOCK PLL / HITLESS SWITCHING OPTION Integrated Circuit Solution Inc
Integrated Circuit Solution Inc
M2006-12A VCSO BASED FEC CLOCK PLL WITH HITLESS SWITCHING Integrated Circuit Systems
Integrated Circuit Systems
M2006-12A-622.0800 VCSO BASED FEC CLOCK PLL WITH HITLESS SWITCHING Integrated Circuit Systems
Integrated Circuit Systems
M2006-12A-625.0000 VCSO BASED FEC CLOCK PLL WITH HITLESS SWITCHING Integrated Circuit Systems
Integrated Circuit Systems

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2018   |   تماس با ما  |   جستجو