DataSheetWiki


LXT6234 fiches techniques PDF

Intel Corporation - E-Rate Multiplexer

Numéro de référence LXT6234
Description E-Rate Multiplexer
Fabricant Intel Corporation 
Logo Intel Corporation 





1 Page

No Preview Available !





LXT6234 fiche technique
LXT6234
E-Rate Multiplexer
Datasheet
The LXT6234 E-Rate Multiplexer is a single-chip solution for multiplexing four tributary
channels into a single high speed data stream and for demultiplexing a high speed data stream
back to four tributary channels. All of the necessary circuitry is integrated into the LXT6234 E-
Rate Multiplexer; there is no need for an external framing device.
The LXT6234 E-Rate Multiplexer conforms to both the (ITU) G.742 and (ITU) G.751
multiplexing formats defined by the International Telecommunications Union (ITU; formerly
known as CCITT): G.742 recommendation for multiplexing four E1 channels into an E2 frame;
and the G.751 recommendation for multiplexing four E2 channels into an E3 frame.
The LXT6234 E-Rate Multiplexer also encodes and decodes HDB3 zero suppression line coding
used on E1, E2, and E3 signals. The coder and decoder input/output pins are externally
accessible, allowing either HDB3 or NRZ (non-return-to-zero) I/O to the multiplexer. The
LXT6234 E-Rate Multiplexer can also serve as a five channel HDB3 coder and decoder.
Applications
n E1/E2 Multiplexer (2/8 Mbit/s)
n E2/E3 Multiplexer (8/34 Mbit/s)
n E1/E3 Multiplexer (2/34 Mbit/s)
Product Features
n Digital Loop Carrier (DLC) Terminal
n Add / Drop Multiplexers (ADM)
n 4 - to - 1 Non-Standard Multiplexer
n Performs four-E1 to one-E2, or four-E2 to
one-E3 multiplexing. Five ICs will
implement a sixteen-E1 to one-E3
multiplexer.
n Fully compliant with the G.742 and G.751
ITU recommendations. Fully compliant
with G.703 when used with LXT305/332
Line Interface.
n A robust frame-acquisition and frame-
holding algorithm minimizes frame
slippage, acquires and holds frame below
10-2 bit error rate.
n Four auxiliary low speed data or flag
channels are available via the Stuffing Bits
on each tributary channel.
n Access to the Alarm bit and the National
bit. These can be used as recommended by
ITU or for proprietary use.
n Five independent HDB3 CODECs allow
multiplexer I/O in either HDB3 or NRZ
formats. The LXT6234 can also function as
a stand alone five-channel HDB3
transcoder.
As of January 15, 2001, this document replaces the Level One document
LXT6234 E-Rate Multiplexer Datasheet.
Order Number: 249301-001
January 2001

PagesPages 24
Télécharger [ LXT6234 ]


Fiche technique recommandé

No Description détaillée Fabricant
LXT6234 E-Rate Multiplexer Intel Corporation
Intel Corporation

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche