DataSheetWiki


LU3X54FTL-HS208-DB fiches techniques PDF

Agere Systems - QUAD-FET for 10Base-T/100Base-TX/FX

Numéro de référence LU3X54FTL-HS208-DB
Description QUAD-FET for 10Base-T/100Base-TX/FX
Fabricant Agere Systems 
Logo Agere Systems 





1 Page

No Preview Available !





LU3X54FTL-HS208-DB fiche technique
Data Sheet
July 2000
LU3X54FTL
QUAD-FET for 10Base-T/100Base-TX/FX
Introduction
Configuration
The LU3X54FTL is a four-channel, single-chip com-
plete transceiver designed specifically for dual-speed
10Base-T, 100Base-TX, and 100Base-FX repeaters
and switches. It supports simultaneous operation in
three separate IEEE standard modes: 10Base-T,
100Base-TX, and 100Base-FX. The LU3X54FTL
provides a 3.3 V or 5.0 V MII interface logic level.
Each channel implements:
s 10Base-T transceiver function of IEEE 802.3.
s Physical coding sublayer (PCS) of IEEE 802.3u.
s Physical medium attachment (PMA) of IEEE
802.3u.
s Autonegotiation of IEEE 802.3u.
s MII management of IEEE 802.3u.
s Physical medium dependent (PMD) of IEEE 802.3.
The LU3X54FTL supports operations over two pairs
of unshielded twisted-pair (UTP) cable (10Base-T
and 100Base-TX), and over fiber-optic cable
(100Base-FX).
It has been designed with a flexible system interface
that allows configuration for optimum performance
and effortless design. The individual per-port inter-
face can be configured as 100 Mbits/s MII, 10 Mbits/s
MII, 7-pin 10 Mbits/s serial, or bused mode.
s Autopolarity detection and correction
s Adjustable squelch level for extended line length
capability (two levels)
s Interfaces with IEEE 802.3u media independent
interface (MII) or a serial 10 Mbits/s 7-pin interface
s On-chip filtering eliminates the need for external
filters
s Half- and full-duplex operations
100 Mbits/s TX Transceiver
s Compatible with IEEE 802.3u MII (clause 22), PCS
(clause 23), PMA (clause 24), autonegotiation
(clause 28), and PMD (clause 25) specifications
s Scrambler/descrambler bypass
s Encoder/decoder bypass
s 3-statable MII in 100 Mbits/s mode
s Selectable carrier sense signal generation (CRS)
asserted during either transmission or reception in
half duplex (CRS asserted during reception only in
full duplex)
s Selectable MII or 5-bit code group interface
s Full- or half-duplex operations
s Optional carrier integrity monitor (CIM)
s On-chip filtering and adaptive equalization that
eliminates the need for external filters
Features
10 Mbits/s Transceiver
100 Mbits/s FX Transceiver
s Compatible with IEEE 802.3U 100Base-FX stan-
dard
s Compatible with IEEE * 802.3 10Base-T standard
for twisted-pair cable
* IEEE is a registered trademark of The Institute of Electrical and Electronics Engineers, Inc.
Note: Advisories are issued as needed to update product information. When using this data sheet for design purposes, please contact
your Lucent Technologies Microelectronics Group Account Manager to obtain the latest advisory on this product.

PagesPages 30
Télécharger [ LU3X54FTL-HS208-DB ]


Fiche technique recommandé

No Description détaillée Fabricant
LU3X54FTL-HS208-DB QUAD-FET for 10Base-T/100Base-TX/FX Agere Systems
Agere Systems

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche