|
|
PDF ADC12L063CIVYX Data sheet ( Hoja de datos )
| Número de pieza | ADC12L063CIVYX | |
| Descripción | 12-Bit/ 62 MSPS/ 354 mW A/D Converter with Internal Sample-and-Hold | |
| Fabricantes | National Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de ADC12L063CIVYX (archivo pdf) en la parte inferior de esta página. Total 22 Páginas | ||
|
No Preview Available !
November 2002
ADC12L063
12-Bit, 62 MSPS, 354 mW A/D Converter with Internal
Sample-and-Hold
General Description
The ADC12L063 is a monolithic CMOS analog-to-digital con-
verter capable of converting analog input signals into 12-bit
digital words at 62 Megasamples per second (MSPS), mini-
mum. This converter uses a differential, pipelined architec-
ture with digital error correction and an on-chip sample-and-
hold circuit to minimize die size and power consumption
while providing excellent dynamic performance. Operating
on a single 3.3V power supply, this device consumes just
354 mW at 62 MSPS, including the reference current. The
Power Down feature reduces power consumption to just 50
mW.
The differential inputs provide a full scale input swing equal
to ±VREF with the possibility of a single-ended input. Full use
of the differential input is recommended for optimum perfor-
mance. For ease of use, the buffered, high impedance,
single-ended reference input is converted on-chip to a differ-
ential reference for use by the processing circuitry. Output
data format is 12-bit offset binary.
This device is available in the 32-lead LQFP package and
will operate over the industrial temperature range of −40˚C to
+85˚C.
Features
n Single supply operation
n Low power consumption
n Power down mode
n On-chip reference buffer
Key Specifications
n Resolution
n Conversion Rate
n Bandwidth
n DNL
n INL
n SNR
n SFDR
n Data Latency
n Supply Voltage
n Power Consumption, 62 MHz
12 Bits
62 MSPS(min)
170MHz
±0.5 LSB(typ)
±1.0 LSB(typ)
66 dB(typ)
78 dB(typ)
6 Clock Cycles
+3.3V ± 300 mV
354 mW(typ)
Applications
n Ultrasound and Imaging
n Instrumentation
n Cellular Base Stations/Communications Receivers
n Sonar/Radar
n xDSL
n Wireless Local Loops
n Data Acquisition Systems
n DSP Front Ends
Connection Diagram
© 2002 National Semiconductor Corporation DS200263
20026301
www.national.com
1 page  
Absolute Maximum Ratings (Notes 1,
2)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
VA, VD, VDR
|VA–VD|
Voltage on Any Input or Output Pin
Input Current at Any Pin (Note 3)
Package Input Current (Note 3)
Package Dissipation at TA = 25˚C
ESD Susceptibility
Human Body Model (Note 5)
Machine Model (Note 5)
4.2V
≤ 100 mV
−0.3V to VA or VD
+0.3V
±25 mA
±50 mA
See (Note 4)
2500V
250V
Soldering Temperature,
Infrared, 10 sec. (Note 6)
Storage Temperature
235˚C
−65˚C to +150˚C
Operating Ratings (Notes 1, 2)
Operating Temperature
Supply Voltage (VA, VD)
Output Driver Supply (VDR)
VREF Input
CLK, PD, OE
VIN Input
|AGND–DGND|
−40˚C ≤ TA ≤ +85˚C
+3.0V to +3.60V
+2.5V to VD
0.8V to 1.2V
−0.05V to VD + 0.05V
−0V to (VA − 0.5V)
≤100mV
Converter Electrical Characteristics
Unless otherwise specified, the following specifications apply for AGND = DGND = DR GND = 0V, VA = VD = VDR = +3.3V,
PD = 0V, VREF = +1.0V, fCLK = 62 MHz, tr = tf = 2 ns, CL = 20 pF/pin. Boldface limits apply for TA = TJ = TMIN to TMAX: all
other limits TA = TJ = 25˚C (Notes 7, 8, 9)
Symbol
Parameter
Conditions
Typical Limits
(Note 10) (Note 10)
Units
(Limits)
STATIC CONVERTER CHARACTERISTICS
Resolution with No Missing Codes
12 Bits
INL Integral Non Linearity (Note 11)
±1.0
±2.4
LSB(max)
DNL
Differential Non Linearity
±0.5
LSB(max)
GE Gain Error
Positive Error
−0.8
%FS(max)
Negative Error
+0.1 ±3 %FS(max)
Offset Error (VIN+ = VIN−)
Under Range Output Code
+0.1
±0.9
%FS(max)
00
Over Range Output Code
4095
4095
REFERENCE AND ANALOG INPUT CHARACTERISTICS
VCM
CIN
VREF
Common Mode Input Voltage
VIN Input Capacitance (each pin to
GND)
Reference Voltage (Note 13)
VIN = 1.0 Vdc
+ 1 VP-P
1.0 V
(CLK LOW)
8
pF
(CLK HIGH)
7
pF
0.8 V(min)
1.00
1.2 V(max)
Reference Input Resistance
100 MΩ(min)
5 www.national.com
5 Page 
Typical Performance Characteristics VA = VD = VDR = 3.3V, fCLK = 62MHz, fIN = 10 MHz unless
otherwise stated
DNL vs. VA
DNL vs. Clock Duty Cycle
DNL vs. Temperature
20026359
INL vs. VA
20026360
20026358
INL vs. Clock Duty Cycle
INL vs. Temperature
20026362
20026363
11
20026366
www.national.com
11 Page | ||
| Páginas | Total 22 Páginas | |
| PDF Descargar | [ Datasheet ADC12L063CIVYX.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| ADC12L063CIVY | 12-Bit/ 62 MSPS/ 354 mW A/D Converter with Internal Sample-and-Hold | National Semiconductor |
| ADC12L063CIVYX | 12-Bit/ 62 MSPS/ 354 mW A/D Converter with Internal Sample-and-Hold | National Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |