|
|
Numéro de référence | ACT-5261PC-266F17C | ||
Description | ACT 5261 64-Bit Superscaler Microprocessor | ||
Fabricant | Aeroflex Circuit Technology | ||
Logo | |||
ACT 5261
64-Bit Superscaler Microprocessor
Features
s Full militarized QED RM5261 microprocessor
s Dual Issue superscalar microprocessor - can issue one
integer and one floating-point instruction per cycle
q 133, 150, 200, 250 MHz operating frequencies – Consult Factory
for latest speeds
q 345 Dhrystone 2.1 MIPS
q SPECInt95 7.3, SPECfp95 8.3
s Pinout compatible with popular RM5260
s High performance system interface compatible with RM5260,
RM 5270, RM5271, RM7000, R4600, R4700 and R5000
q 64-bit multiplexed system address/data bus for optimum price/
performance
q High performance write protocols maximize uncached write
bandwidth
q Supports 1/2 clock divisors (2, 2.5, 3, 3.5, 4, 4.5, 5, 6, 7, 8, 9)
q IEEE 1149.1 JTAG boundary scan
s • Integrated on-chip caches
q 32KB instruction - 2 way set associative
q 32KB data - 2 way set associative
q Virtually indexed, physically tagged
q Write-back and write-through on per page basis
q Pipeline restart on first double for data cache misses
s • Integrated memory management unit
q Fully associative joint TLB (shared by I and D translations)
q 48 dual entries map 96 pages
q Variable page size (4KB to 16MB in 4x increments)
s High-performance floating point unit: up to 500 MFLOPS
q Single cycle repeat rate for common single precision operations
and some double precision operations
q Two cycle repeat rate for double precision multiply and double
precision combined multiply-add operations
q Single cycle repeat rate for single precision combined multiply-
add operation
s • MIPS IV instruction set
q Floating point multiply-add instruction increases performance in
signal processing and graphics applications
q Conditional moves to reduce branch frequency
q Index address modes (register + register)
s Embedded application enhancements
q Specialized DSP integer Multiply-Accumulate instruction and 3
operand multiply instruction
q I and D cache locking by set
q Optional dedicated exception vector for interrupts
s Fully static CMOS design with power down logic
q Standby reduced power mode with WAIT instruction
q 3.6 Watts typical power @ 200MHz
q 2.5V core with 3.3V IO’s
s 208-lead CQFP, cavity-up package (F17)
s 208-lead CQFP, inverted footprint (F24), Intended to duplicate
the commercial QED footprint
s 179-pin PGA package (Future Product) (P10)
Block Diagram
Preliminary
eroflex Circuit Technology – RISC TurboEngines For The Future © SCD5261 REV 1 12/22/98
|
|||
Pages | Pages 5 | ||
Télécharger | [ ACT-5261PC-266F17C ] |
No | Description détaillée | Fabricant |
ACT-5261PC-266F17C | ACT 5261 64-Bit Superscaler Microprocessor | Aeroflex Circuit Technology |
ACT-5261PC-266F17I | ACT 5261 64-Bit Superscaler Microprocessor | Aeroflex Circuit Technology |
ACT-5261PC-266F17M | ACT 5261 64-Bit Superscaler Microprocessor | Aeroflex Circuit Technology |
ACT-5261PC-266F17Q | ACT 5261 64-Bit Superscaler Microprocessor | Aeroflex Circuit Technology |
US18650VTC5A | Lithium-Ion Battery | Sony |
TSPC106 | PCI Bus Bridge Memory Controller | ATMEL |
TP9380 | NPN SILICON RF POWER TRANSISTOR | Advanced Semiconductor |
www.DataSheetWiki.com | 2020 | Contactez-nous | Recherche |