PDF AD1846 Data sheet ( Hoja de datos )

Número de pieza	AD1846
Descripción	Low Cost Parallel-Port 16-Bit SoundPort Stereo Codec
Fabricantes	Analog Devices
Logotipo
Hay una vista previa y un enlace de descarga de AD1846 (archivo pdf) en la parte inferior de esta página. Total 28 Páginas
No Preview Available ! a Low Cost Parallel-Port 16-Bit SoundPort Stereo Codec AD1846 FEATURES Low Cost, Pin- and Register-Compatible Alternative to AD1848 Single-Chip Integrated ∑∆ Digital Audio Stereo Codec Supports the Microsoft Windows Sound System* Multiple Channels of Stereo Input and Output Analog and Digital Signal Mixing Programmable Gain and Attenuation On-Chip Signal Filters Digital Interpolation and Decimation Analog Output Low-Pass Sample Rates from 5.5 kHz to 48 kHz 68-Lead PLCC Package Operation from +5 V Supply Byte-Wide Parallel Interface to ISA and EISA Buses Supports One or Two DMA Channels and Programmed I/O It provides a direct, byte-wide interface to both ISA (“AT”) and EISA computer buses for simplified implementation on a com- puter motherboard or add-in card. The AD1846 generates en- able and direction controls for IC buffers such as the 74_245. The AD1846 SoundPort Stereo Codec supports a DMA re- quest/grant architecture for transferring data with the host com- puter bus. One or two DMA channels can be supported. Programmed I/O (PIO) mode is also supported for control reg- ister accesses and for applications lacking DMA control. Two input control lines support mixed direct and indirect addressing of twenty-one internal control registers over this asynchronous interface. External circuit requirements are limited to a minimal number of low cost support components. Anti-imaging DAC output filters are incorporated on-chip. DAC dynamic range exceeds 80 dB over the 20 kHz audio band. Sample rates from 5.5 kHz to 48 kHz are supported from external crystals. PRODUCT OVERVIEW The Parallel-Port AD1846 SoundPort® Stereo Codec integrates key audio data conversion and control functions into a single in- tegrated circuit. The AD1846 is intended to provide a complete, single-chip audio solution for business audio and multimedia applications requiring operation from a single +5 V supply. Windows Sound System is a trademark of Microsoft Corp. SoundPort is a registered trademark of Analog Devices, Inc. The Codec includes a stereo pair of ∑∆ analog-to-digital con- verters and a stereo pair of ∑∆ digital-to-analog converters. In- puts to the ADC can be selected from four stereo pairs of analog signals: line, microphone (“mic”), auxiliary (“aux”) line #1, and post-mixed DAC output. A software-controlled programmable gain stage allows independent gain for each channel going into the ADC. The ADCs’ output can be digitally mixed with the DACs’ input. (Continued on page 9) FUNCTIONAL BLOCK DIAGRAM ANALOG ANALOG SUPPLY DIGITAL SUPPLY CRYSTALS POWER DOWN DIGITAL L_LINE R_LINE L_MIC R_MIC L_AUX1 R_AUX1 L_OUT R_OUT L_AUX2 R_AUX2 MUX L GAIN R GAIN ∑∆ A/D CONVERTER ∑∆ A/D CONVERTER 16 16 OSCILLATORS µ/ A L A W GAIN/ATTEN/ MUTE L ∑ ATTEN/ MUTE ANALOG FILTER R ∑ ATTEN/ MUTE ANALOG FILTER AD1846 DIGITAL MIX ∑∆ D/A CONVERTER ∑∆ D/A CONVERTER INTERPOL ATTENUATE ∑ INTERPOL ATTENUATE ∑ µ/ A L A W P A R A L L E L P O R T GAIN/ATTEN/ MUTE REFERENCE CONTROL REGS PLAYBACK REQ PLAYBACK ACK CAPTURE REQ CAPTURE ACK ADR1:0 DATA7:0 CS WR RD BUS DRIVER CONTROL HOST DMA INTERRUPT EXTERNAL CONTROL REV. A VREF Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 617/329-4700 Fax: 617/326-8703 1 page TIMING PARAMETERS (GUARANTEED OVER OPERATING TEMPERATURE RANGE) Min Max WR/RD Strobe Width (tSTW) WR/RD Rising to WR/RD Falling (tBWND) Write Data Setup to WR Rising (tWDSU) RD Falling to Valid Read Data (tRDDV) CS Setup to WR/RD Falling (tCSSU) CS Hold from WR/RD Rising (tCSHD) Adr Setup to WR/RD Falling (tADSU) Adr Hold from WR/RD Rising (tADHD) DAK Rising to WR/RD Falling (tSUDK1) DAK Falling to WR/RD Rising (tSUDK2) DAK Setup to WR/RD Falling (tDKSU) Data Hold from RD Rising (tDHD1) Data Hold from WR Rising (tDHD2) DRQ Hold from WR/RD Falling (tDRHD) DAK Hold from WR Rising (tDKHDa) DAK Hold from RD Rising (tDKHDb) DBEN/DBDIR Delay from WR/RD Falling (tDBDL) 130 140 10 20 10 0 10 10 60 0 25 0 15 0 10 10 0 40 20 30 20 POWER SUPPLY Power Supply Range – Analog Power Supply Range – 5 V Digital Power Supply Current – 5 V Operating (5 V Supplies) Analog Supply Current – 5 V Operating Digital Supply Current – 5 V Operating Digital Power Supply Current – Power Down Analog Power Supply Current – Power Down Power Dissipation – 5 V Operating (Current • Nominal Supplies) Power Dissipation – Power Down (Current • Nominal Supplies) Power Supply Rejection (100 mV p-p Signal @ 1 kHz) (At Both Analog and Digital Supply Pins, Both ADCs and DACs) Min 4.75 4.75 40 Max 5.25 5.25 120 65 55 0.5 0.5 600 5 CLOCK SPECIFICATIONS* Input Clock Frequency Recommended Clock Duty Cycle Tolerance Initialization Time 16.9344 MHz Crystal Selected 24.576 MHz Crystal Selected *Guaranteed, not tested. Specifications subject to change without notice. Min Max 27 ± 10 70 90 AD1846 Units ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns Units V V mA mA mA mA mA mW mW dB Units MHz % ms ms REV. A –5– 5 Page AD1846 CONTROL REGISTERS Control Register Architecture The AD1846 SoundPort Stereo Codec accepts both data and control information through its byte-wide parallel port. Indirect addressing minimizes the number of external pins required to access all 21 of its byte-wide internal registers. Only two exter- nal address pins, ADR1:0, are required to accomplish all data and control transfers. These pins select one of five direct regis- ters. (ADR1:0 = 3 addresses two registers, depending on whether the transfer is a playback or a capture.) ADR1:0 0 1 2 3 Register Name Index Address Register Indexed Data Register Status Register PIO Data Registers Figure 4. Direct Register Map A write to or a read from the Indexed Data Register will access the indirect register which is indexed by the value most recently written to the Index Address Register. The Status Register and the PIO Data Register are always accessible directly, without in- dexing. The 16 indirect registers are indexed in Figure 5. Index Register Name 0 Left Input Control 1 Right Input Control 2 Left Aux #1 Input Control 3 Right Aux #1 Input Control 4 Left Aux #2 Input Control 5 Right Aux #2 Input Control 6 Left Output Control 7 Right Output Control 8 Clock and Data Format 9 Interface Configuration 10 Pin Control 11 Test and Initialization 12 Miscellaneous Information 13 Digital Mix 14 Upper Base Count 15 Lower Base Count Figure 5. Indirect Register Map A detailed map of all direct and indirect register contents is summarized for reference as follows: Direct Registers: ADR1:0 Data 7 0 INIT 1 IXD7 2 CU/L 3 CD7 3 PD7 Data 6 MCE IXD6 CL/R CD6 PD6 Data 5 TRD IXD5 CRDY CD5 PD5 Data 4 res IXD4 SOUR CD4 PD4 Data 3 IXA3 IXD3 PU/L CD3 PD3 Data 2 IXA2 IXD2 PL/R CD2 PD2 Data 1 IXA1 IXD1 PRDY CD1 PD1 Data 0 IXA0 IXD0 INT CD0 PD0 Indirect Registers: IXA3:0 Data 7 0 LSS1 1 RSS1 2 LMX1 3 RMX1 4 LMX2 5 RMX2 6 LDM 7 RDM 8 res 9 CPIO 10 XCTL1 11 COR 12 res 13 DMA5 14 UB7 15 LB7 Data 6 LSS0 RSS0 res res res res res res FMT PPIO XCTL0 PUR res DMA4 UB6 LB6 Data 5 LMGE RMGE res res res res LDA5 RDA5 C/L res res ACI res DMA3 UB5 LB5 Data 4 res res LX1A4 RX1A4 LX2A4 RX2A4 LDA4 RDA4 S/M res res DRS res DMA2 UB4 LB4 Data 3 LIG3 RIG3 LX1A3 RX1A3 LX2A3 RX2A3 LDA3 RDA3 CFS2 ACAL res ORR1 ID3 DMA1 UB3 LB3 Data 2 LIG2 RIG2 LX1A2 RX1A2 LX2A2 RX2A2 LDA2 RDA2 CFS1 SDC res ORR0 ID2 DMA0 UB2 LB2 Data 1 LIG1 RIG1 LX1A1 RX1A1 LX2A1 RX2A1 LDA1 RDA1 CFS0 CEN IEN ORL1 ID1 res UB1 LB1 Data 0 LIG0 RIG0 LX1A0 RX1A0 LX2A0 RX2A0 LDA0 RDA0 CSS PEN res ORL0 ID0 DME UB0 LB0 Figure 6. Register Summary Note that the only sticky bit in any of the AD1846 control registers is the interrupt (INT) bit. All other bits change with every sample period. REV. A –11– 11 Page

Páginas	Total 28 Páginas
PDF Descargar	[ Datasheet AD1846.PDF ]

Hoja de datos destacado

Número de pieza	Descripción	Fabricantes
AD1843	Serial-Port 16-Bit SoundComm Codec	Analog Devices
AD1845	Parallel-Port 16-Bit SoundPort Stereo Codec	Analog Devices
AD1846	Low Cost Parallel-Port 16-Bit SoundPort Stereo Codec	Analog Devices
AD1847	Serial-Port 16-Bit SoundPort Stereo Codec	Analog Devices

Número de pieza	Descripción	Fabricantes
SLA6805M	High Voltage 3 phase Motor Driver IC.	Sanken
SDC1742	12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.	Analog Devices

DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.

DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar