DataSheet.es    


PDF ADP3402ARU Data sheet ( Hoja de datos )

Número de pieza ADP3402ARU
Descripción GSM Power Management System
Fabricantes Analog Devices 
Logotipo Analog Devices Logotipo



Hay una vista previa y un enlace de descarga de ADP3402ARU (archivo pdf) en la parte inferior de esta página.


Total 12 Páginas

No Preview Available ! ADP3402ARU Hoja de datos, Descripción, Manual

a
GSM Power Management System
ADP3402
FEATURES
Handles all GSM Baseband Power Management
Functions
Four LDOs Optimized for Specific GSM Subsystems
Charges Back-Up Capacitor for Real-Time Clock
Charge Pump and Logic Level Translators for 3 V and 5 V
GSM SIM Modules
Thermally Enhanced 6.1 mm 28-Lead TSSOP Package
APPLICATIONS
GSM/DCS/PCS Handsets
TeleMatic Systems
ICO/Iridium Terminals
GENERAL DESCRIPTION
The ADP3402 is a multifunction power management system IC
optimized for GSM cell phones. The wide input voltage range of
3.0 V to 7.0 V makes the ADP3402 ideal for both single cell
Li-Ion and three cell NiMH designs. The current consumption of
the ADP3402 has been optimized for maximum battery life,
featuring a ground current of only 230 µA when the phone is in
standby (digital LDO, analog LDO, and SIM card supply active).
An undervoltage lockout (UVLO) prevents the startup when
there is not enough energy in the battery. All four integrated
LDOs are optimized to power one of the critical sub-blocks of the
phone. Their novel anyCAP™ architecture requires only very
small output capacitors for stability, and the LDOs are insensitive
to the capacitors’ equivalent series resistance (ESR). This makes
them stable with any capacitor, including ceramic (MLCC) types
for space-restricted applications.
A step-up converter is implemented to supply both the SIM
module and the level translation circuitry to adapt logic signals
for 3 V and 5 V SIM modules. Sophisticated controls are avail-
able for power-up during battery charging, keypad interface and
charging of an auxiliary back-up capacitor for the real-time clock.
These allow an easy interface between ADP3402, GSM proces-
sor, charger, and keypad. The 28-lead TSSOP package has been
thermally enhanced to maximize power dissipation capability.
Furthermore, a reset circuit and a thermal shutdown function
have been implemented to support reliable system design.
FUNCTIONAL BLOCK DIAGRAM
VBAT
ADP3402
DIGITAL
LDO
PWRONKEY
ROWX
PWRONIN
ANALOGON
RESCAP
CHRON
SIMBAT
CAP+
CAP؊
SIMPROG
SIMON
SIMGND
RESETIN
CLKIN
DATAIO
POWER-UP
SEQUENCING
AND
PROTECTION
LOGIC
RTC LDO
XTAL OSC
LDO
ANALOG
LDO
CHARGE
PUMP
LOGIC LEVEL
TRANSLATION
REF
+
BUFFER
I/O CLK RST
VCC
RESET
VRTC
VTCXO
VCCA
VSIM
REFOUT
DGND
AGND
anyCAP is a trademark of Analog Devices, Inc.
REV. 0
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700 World Wide Web Site: http://www.analog.com
Fax: 781/326-8703
© Analog Devices, Inc., 2000

1 page




ADP3402ARU pdf
ABSOLUTE MAXIMUM RATINGS*
Voltage on Any Pin with Respect to Any
GND Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V, +10 V
Voltage on Any Pin May Not Exceed VBAT,
with the Following Exceptions: VRTC,
VSIM, CAP+, PWRONIN, I/O, CLK, RST
Storage Temperature Range . . . . . . . . . . . . –65°C to +150°C
Operating Temperature Range . . . . . . . . . . . –20°C to +85°C
Maximum Junction Temperature . . . . . . . . . . . . . . . . . 125°C
θJA, Thermal Impedance (TSSOP-28) . . 2-Layer Board 90°C/W
θJA, Thermal Impedance (TSSOP-28) . . 4-Layer Board 60°C/W
Lead Temperature Range (Soldering, 60 sec) . . . . . . . . 300°C
*This is a stress rating only, operation beyond these limits can cause the device to
be permanently damaged.
PIN CONFIGURATION
VBAT 1
28 AGND
VCC 2
27 VCCA
PWRONKEY 3
26 REFOUT
ANALOGON 4
25 RESET
PWRONIN 5
24 VTCXO
ROWX 6
23 DGND
CHRON 7
22 RESCAP
ADP3402
VRTC 8
21 CAP+
CAP؊ 9
20 VSIM
SIMBAT 10
19 CLK
DATAIO 11
18 SIMON
RESETIN 12
17 SIMPROG
CLKIN 13
16 RST
SIMGND 14
15 I/O
ORDERING GUIDE
Model
Temperature Package
Range
Description
Package
Option
ADP3402ARU –20°C to +85°C 28-Lead TSSOP RU-28A
Pin
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
ADP3402
PIN FUNCTION DESCRIPTIONS
Mnemonic
VBAT
VCC
PWRONKEY
ANALOGON
PWRONIN
ROWX
CHRON
VRTC
CAP–
SIMBAT
DATAIO
RESETIN
CLKIN
SIMGND
I/O
RST
SIMPROG
SIMON
CLK
VSIM
CAP+
RESCAP
DGND
VTCXO
RESET
REFOUT
VCCA
AGND
Function
Battery Input Voltage
Digital Low Dropout Regulator
Power On/Off Key
VTCXO Enable
Power On/Off Signal from
Microprocessor
Microprocessor Keyboard Output
Charger On/Off Input
Real-Time Clock Supply/Coin
Cell Battery Charger
Negative Side of Boost Capacitor
Battery Input for the SIM
Charge Pump
Non-Level-Shifted Bidirectional
Data I/O
Non-Level-Shifted SIM Reset
Non-Level-Shifted Clock
Charge Pump Ground
Level-Shifted Bidirectional SIM
Data Input/Output
Level-Shifted SIM Reset
VSIM Programming:
Low = 3 V, High = 5 V
VSIM Enable
Level-Shifted SIM Clock
SIM Supply
Positive Side of Boost Capacitor
Reset Delay Timing Cap
Digital Ground
Crystal Oscillator Low Dropout
Regulator
Main Reset
Reference Output
Analog Low Dropout Regulator
Analog Ground
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection.
Although the ADP3402 features proprietary ESD protection circuitry, permanent damage may
occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD
precautions are recommended to avoid performance degradation or loss of functionality.
WARNING!
ESD SENSITIVE DEVICE
REV. 0
–5–

5 Page





ADP3402ARU arduino
ADP3402
RTC LDO is enabled, and the threshold is reduced to 3.0 V.
This allows the handset to start normally until the battery volt-
age decays to 3.0 V open circuit. Once the 3.2 V threshold is
exceeded, the RTC LDO is enabled. If, however, if the backup
coin cell is not connected, or is damaged or discharged below
1.5 V, the RTC LDO will not start on its own. In this situation,
the RTC LDO will be started by enabling the VCC LDO.
Once the system is started, i.e., the phone is turned on and the
VCC LDO is up and running, the UVLO function is entirely
disabled. The ADP3402 is then allowed to run down to very low
battery voltages, typically around 2 V. The battery voltage is
normally monitored by the microprocessor and usually shuts the
phone off at around 3.0 V.
If the phone is off, i.e., the VCC LDO is off, and the battery
voltage drops below 3.0 V, the UVLO circuit disables startup
and the RTC LDO. This is implemented with very low quies-
cent current, typically 3 µA, to protect the main battery against
any damage. NiMH batteries can reverse polarity if the 3-cell
battery voltage drops below 3.0 V and a current of more than
about 40 µA continues to flow. Lithium ion batteries will lose
their capacity, although the built-in safety circuits normally
present in these cells will most likely prevent any damage.
RESET
ADP3402 contains reset circuitry that is active both at power-up
and at power-down. RESET is held low at power-up. An inter-
nal power-good signal starts the reset delay. The delay is set by
an external capacitor on RESCAP:
tRESET = 1.0 ms/nF × CRESCAP
A 100 nF capacitor will produce a 100 ms reset time. At power-
off, RESET will be kept low to prevent any spurious microproces-
sor starts. The current capability of RESET is low (a few hundred
nA) when VCC is off, to minimize power consumption. There-
fore, RESET should only be used to drive a single CMOS input.
When VCC is on, RESET will drive about 15 µA.
Overtemperature Protection
The maximum die temperature for ADP3402 is 125°C. If the die
temperature exceeds 160°C, the ADP3402 will disable all the LDOs
except the RTC LDO, which has very limited current capabilities.
The LDOs will not be re-enabled before the die temperature is
below 125°C, regardless of the state of PWRONKEY, PWRONIN,
and CHRON. This ensures that the handset will always power-off
before the ADP3402 exceeds its absolute maximum thermal ratings.
APPLICATIONS INFORMATION
Input Capacitor Selection
For the input voltage, VBAT, of the ADP3402, a local bypass
capacitor is recommended. Use a 5 µF to 10 µF, low ESR capaci-
tor. Multilayer ceramic chip capacitors provide the best combina-
tion of low ESR and small size, but may not be cost effective. A
lower cost alternative may be to use a 5 µF to 10 µF tantalum
capacitor with a small (1 µF to 2 µF) ceramic in parallel.
LDO Capacitor Selection
The performance of any LDO is a function of the output capaci-
tor. The digital and analog LDOs require a 2.2 µF capacitor and
the TCXO LDO requires a 0.22 µF capacitor. Larger values
may be used, but the overshoot at startup will increase slightly.
If a larger output capacitor is desired, be sure to check that the
overshoot and settling time are acceptable for the application.
All the LDOs are stable with a wide range of capacitor types and
ESR due to Analog Devices’ anyCAP technology. The ADP3402
is stable with extremely low ESR capacitors (ESR ~ 0), such as
multilayer ceramic capacitors, but care should be taken in their
selection. Note that the capacitance of some capacitor types show
wide variations over temperature or with dc voltage. A good quality
dielectric, X7R or better, is recommended.
The RTC LDO has a rechargeable coin cell or an electric double-
layer capacitor as a load, but a 0.1 µF ceramic capacitor is recom-
mended for stability and best performance.
Charge Pump Capacitor Selection
For the input (SIMBAT) and output (VSIM) of the SIM charge
pump, use 10 µF low ESR capacitors. The use of low ESR capaci-
tors improves the noise and efficiency of the SIM charge pump.
Multilayer ceramic chip capacitors provide the best combination of
low ESR and small size but may not be cost effective. A lower cost
alternative may be to use a 10 µF tantalum capacitor with a small
(1 µF to 2 µF) ceramic capacitor in parallel.
For the lowest ripple and best efficiency, use a 0.1 µF, ceramic
capacitor for the charge pump flying capacitor (CAP+ and CAP–).
A good quality dielectric, such as X7R is recommended.
Setting the Charger Turn-On Threshold
The ADP3402 can be turned on when the charger input exceeds
a programmable threshold voltage. The charger’s threshold and
hysteresis are set by selecting the values for R1 and R2 shown in
Figure 15.
The turn-on threshold for the charger is calculated using:
VCHR
=


R2
R2
+
×
RHYS
RHYS
×
R1
+ 1×VT

Where VT is the CHRON threshold voltage and RHYS is the
CHRON hysteresis resistance.
The hysteresis is determined using:
VHYS
=
VT
RHYS
× R1
Combining the above equations and solving for R1 and R2 gives
the following formulas:
R1 =
RHYS
VT
×VHYS
R2 =
R1 × RHYS
VVCHT R 1 × RHYS R1
Example: R1 = 10 kand R2 = 30.2 kgives a charger thresh-
old (not counting the drop in the power Schottky diode) of
3.5 V ± 160 mV with a 200 mV ± 30 mV hysteresis.
Charger Diode Selection
The diode shown in Figure 15 is used to prevent the battery from
discharging into the charger turn-on setting resistors, R1 and R2. A
Schottky diode is recommended to minimize the voltage difference
from the charger to the battery and the power dissipation. Choose
a diode with a current rating high enough to handle both the bat-
tery charging current and the current the ADP3402 will draw if
powered up during charging. The battery charging current is de-
pendent on the battery chemistry, and the charger circuit. The
ADP3402 current will be dependent on the loading.
REV. 0
–11–

11 Page







PáginasTotal 12 Páginas
PDF Descargar[ Datasheet ADP3402ARU.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
ADP3402ARUGSM Power Management SystemAnalog Devices
Analog Devices

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar