|
|
PDF ADN2847 Data sheet ( Hoja de datos )
| Número de pieza | ADN2847 | |
| Descripción | 3 V Dual-Loop 50 Mbps to 3.3 Gbps Laser Diode Driver | |
| Fabricantes | Analog Devices | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de ADN2847 (archivo pdf) en la parte inferior de esta página. Total 12 Páginas | ||
|
No Preview Available !
a
3 V Dual-Loop 50 Mbps to 3.3 Gbps
Laser Diode Driver
ADN2847
FEATURES
50 Mbps to 3.3 Gbps Operation
Single 3.3 V Operation
Typical Rise/Fall Time 80 ps
Bias Current Range 2 mA to 100 mA
Modulation Current Range 5 mA to 80 mA
Monitor Photodiode Current 50 A to 1200 A
Dual MPD Functionality for DWDM
50 mA Supply Current at 3.3 V
Closed-Loop Control of Power and Extinction Ratio
Full Current Parameter Monitoring
Laser Fail and Laser Degrade Alarms
Automatic Laser Shutdown, ALS
Optional Clocked Data
Supports FEC Rates
48-Lead (7 mm ؋ 7 mm) LFCSP Package
32-Lead (5 mm ؋ 5 mm) LFCSP Package
Available in Die Form
APPLICATIONS
SONET OC-1/3/12/48
SDH STM-0/1/4/16
Fibre Channel
Gigabit Ethernet
DWDM Dual MPD Wavelength Control
GENERAL DESCRIPTION
The ADN2847 uses a unique control algorithm to control both
average power and extinction ratio of the laser diode, LD, after
initial factory setup. External component count and PCB area are
low as both power and extinction ratio control are fully integrated.
Programmable alarms are provided for laser fail (end of life) and
laser degrade (impending fail).
Optional dual MPD current monitoring is designed into the
ADN2847 specifically for DWDM wavelength control.
FUNCTIONAL BLOCK DIAGRAM
MPD
VCC
IMPD
IMPD2
GND PSET
GND ERSET
GND
ERCAP
GND
VCC
IMODN
IMODP
VCC
LD
IMOD
CONTROL
IBIAS
PAVCAP
GND
IDTONE
ADN2847
LBWSET
DATAP
DATAN
CLKP
CLKN
IBIAS
ASET
GND
REV. 0
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties that
may result from its use. No license is granted by implication or otherwise
under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective companies.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
www.analog.com
Fax: 781/326-8703 © 2003 Analog Devices, Inc. All rights reserved.
1 page  
48-Lead LFCSP
PIN CONFIGURATION
ADN2847
32-Lead LFCSP
TP1 1
LBWSET 2
ASET 3
ERSET 4
PSET 5
TP2 6
IMPD 7
IMPDMON 8
IMPDMON2 9
IMPD2 10
GND4 11
VCC4 12
PIN 1
INDICATOR
ADN2847
TOP VIEW
36 GND2
35 IDTONE
34 GND2
33 IBMON
32 IMMON
31 GND3
30 VCC3
29 ALS
28 FAIL
27 DEGRADE
26 CLKSEL
25 TP6
LBWSET 1
ASET 2
ERSET 3
PSET 4
IMPD 5
IMPDMON 6
GND4 7
VCC4 8
PIN 1
INDICATOR
ADN2847
TOP VIEW
24 IBMON
23 IMMON
22 GND3
21 VCC3
20 ALS
19 FAIL
18 DEGRADE
17 CLKSEL
Pin Number
48-Lead 32-Lead
1
21
32
43
54
6
75
86
9
10
11 7
12 8
13 9
14 10
15
16 11
17
18 12
19 13
20 14
21 15
22 16
23
24
25
26 17
27 18
28 19
29 20
30 21
31 22
32 23
33 24
REV. 0
PIN FUNCTION DESCRIPTIONS
Mnemonic
TP1
LBWSET
ASET
ERSET
PSET
TP2
IMPD
IMPDMON
IMPDMON2
IMPD2
GND4
VCC4
ERCAP
PAVCAP
TP3
VCC1
GND1
DATAN
DATAP
GND1
CLKP
CLKN
TP4
TP5
TP6
CLKSEL
DEGRADE
FAIL
ALS
VCC3
GND3
IMMON
IBMON
Function
Test Pin. In normal operation, TP1 = GND.
Select Low Loop Bandwidth
Alarm Current Threshold Setting Pin
Extinction Ratio Set Pin
Average Optical Power Set Pin
Test Pin. In normal operation, TP2 = GND.
Monitor Photodiode Input
Mirrored Current from Monitor Photodiode
Mirrored Current from Monitor Photodiode2 (for Use with Two MPDs)
Monitor Photodiode Input 2 (for Use with Two MPDs)
Supply Ground
Supply Voltage
Extinction Ratio Loop Capacitor
Average Power Loop Capacitor
Test Pin. In normal operation, TP3 = GND.
Supply Voltage
Supply Ground
Data, Negative Differential Terminal
Data, Positive Differential Terminal
Supply Ground
Data Clock Positive Differential Terminal, Used if CLKSEL = VCC
Data Clock Negative Differential Terminal, Used if CLKSEL = VCC
Test Pin. In normal operation, TP4 = GND.
Test Pin. In normal operation, TP5 = GND.
Test Pin. In normal operation, TP6 = GND.
Clock Select (Active = VCC), Used if Data Is Clocked into Chip
DEGRADE Alarm Output
FAIL Alarm Output
Automatic Laser Shutdown
Supply Voltage
Supply Ground
Modulation Current Mirror Output
Bias Current Mirror Output
–5–
5 Page 
OUTLINE DIMENSIONS
48-Lead Frame Chip Scale Package [LFCSP]
(CP-48)
Dimensions shown in millimeters
7.00
BSC SQ
PIN 1
INDICATOR
0.60 MAX
0.60 MAX
37
36
0.30
0.23
0.18
48
1
TOP
VIEW
6.75
BSC SQ
BOTTOM
VIEW
1.00
0.90
0.80
12؇ MAX
0.25
REF
SEATING
PLANE
0.70 MAX
0.65 NOM
0.50 BSC
0.50
0.40
0.30
25
24
0.05 MAX
0.02 NOM
COPLANARITY
0.08
5.50
REF
COMPLIANT TO JEDEC STANDARDS MO-220-VKKD-2
12
13
ADN2847
PIN 1
INDICATOR
5.25
4.70
2.25
32-Lead Frame Chip Scale Package [LFCSP]
(CP-32)
Dimensions shown in millimeters
5.00
BSC SQ
0.60 MAX
0.60 MAX
PIN 1
INDICATOR
TOP
VIEW
4.75
BSC SQ
0.50
BSC
25
24
BOTTOM
VIEW
0.50
0.40
0.30
1716
12؇ MAX
1.00
0.90
0.80
SEATING
PLANE
0.70 MAX
0.65 NOM
0.30
0.23
0.18
0.05 MAX
0.02 NOM
0.25 REF
COPLANARITY
0.08
3.50
REF
COMPLIANT TO JEDEC STANDARDS MO-220-VHHD-2
32 1
8
9
PIN 1
INDICATOR
3.25
3.10 SQ
2.95
REV. 0
–11–
11 Page | ||
| Páginas | Total 12 Páginas | |
| PDF Descargar | [ Datasheet ADN2847.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| ADN2841 | Dual-Loop 50 Mbps.2.7 Gbps Laser Diode Driver | Analog Devices |
| ADN2843 | 10.709 Gbps Laser Diode Driver Chipset | Analog Devices |
| ADN2847 | 3 V Dual-Loop 50 Mbps to 3.3 Gbps Laser Diode Driver | Analog Devices |
| ADN2848 | 3V Dual-Loop 50 Mbps to 1.25 Gbps Laser Diode Driver | Analog Devices |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |