|
|
PDF ADSP-21992YST Data sheet ( Hoja de datos )
| Número de pieza | ADSP-21992YST | |
| Descripción | Mixed Signal DSP Controller With CAN | |
| Fabricantes | Analog Devices | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de ADSP-21992YST (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
PRELIMINARY TECHNICAL DATA
a
Mixed Signal DSP Controller With CAN
Preliminary Technical Data
ADSP-21992
MIXED SIGNAL DSP CONTROLLER FEATURES
ADSP-219x, 16-bit, Fixed Point DSP Core with up to 160
MIPS sustained performance
48K Words of On chip RAM, Configured as 32K Words
On chip 24-bit Program RAM and 16K Words On chip
16-bit Data RAM
External Memory Interface
Dedicated Memory DMA Controller for Data/Instruction
Transfer between Internal/External Memory
Programmable PLL and Flexible Clock Generation
Circuitry Enables Full speed Operation from Low
speed Input Clocks
IEEE JTAG Standard 1149.1 Test Access Port Supports
On chip Emulation and System Debugging
8-Channel, 20 MSPS, 14-bit Analog to Digital Converter
System
Three Phase 16-bit Center Based PWM Generation Unit
with 12.5 ns resolution
Dedicated 32-bit Encoder Interface Unit with
Companion Encoder Event Timer
Dual 16-bit Auxiliary PWM Outputs
16 General Purpose Flag I/O Pins
Three Programmable 32-bit Interval Timers
SPI Communications Port with Master or Slave
Operation
Synchronous Serial Communications Port (SPORT)
Capable of Software UART Emulation
Controller Area Network (CAN) Module Fully Compliant
with V2.0B Standard
FUNCTIONAL BLOCK DIAGRAM
CLOCK
GENERATOR / PLL
JTAG
TEST &
EMULATION
160 MHZ
ADSP-219X
DSP
I/O
BUS
I/O REGISTERS
32K X 24
PM RAM
(BLOCK 0)
16K X 16
DMRAM
(BLOCK 1)
4K X 24
PMROM
(BLOCK 2)
PM ADDRESS/DATA
DM ADDRESS/DATA
EXTERNAL
MEMORY
INTERFACE
(EMI)
ADDRESS
DATA
CONTROL
SPI SPORT
CONTROLLER
AREA
NETWORK
(CAN)
MEMORY DMA
CONTROLLER
PWM
GENERATION
UNIT
ENCODER
INTERFACE
UNIT
(AND EET)
AUXILIARY
PWM
UNIT
TIMER 0
TIMER 1
TIMER 2
FLAG
I/O
WATCHDOG
TIMER
INTERRUPT
CONTROLLER
(ICNTL)
ADC
CONTROL
PIPELINE
FLASH ADC
REV. PrA
POR
VREF
This information applies to a product under development. Its characteristics and specifi- One Technology Way, P.O.Box 9106, Norwood, MA 02062-9106, U.S.A.
cations are subject to change without notice. Analog Devices assumes no obligation Tel:781/329-4700
www.analog.com
regarding future manufacturing unless otherwise agreed to in writing.
Fax:781/326-8703
©Analog Devices,Inc., 2002
1 page  
PRELIMINARY TECHNICAL DATA
August 2002
For current information contact Analog Devices at (781) 937-1799
ADSP-21992
DSP uses slightly different mechanisms to generate a 24-bit
address for each bus. The DSP has three functions that
support access to the full memory map.
• The DAGs generate 24-bit addresses for data fetches from
the entire DSP memory address range. Because DAG
index (address) registers are 16 bits wide and hold the
lower 16 bits of the address, each of the DAGs has its own
8-bit page register (DMPGx) to hold the most significant
eight address bits. Before a DAG generates an address,
the program must set the DAG’s DMPGx register to the
appropriate memory page. The DMPG1 register is also
used as a page register when accessing external memory.
The program must set DMPG1 accordingly, when
accessing data variables in external memory. A 'C'
program macro is provided for setting this register.
• The Program Sequencer generates the addresses for
instruction fetches. For relative addressing instructions,
the program sequencer bases addresses for relative jumps,
calls, and loops on the 24-bit Program Counter (PC). In
direct addressing instructions (two word instructions),
the instruction provides an immediate 24-bit address
value. The PC allows linear addressing of the full 24-bit
address range.
• For indirect jumps and calls that use a 16-bit DAG
address register for part of the branch address, the
Program Sequencer relies on an 8-bit Indirect Jump page
(IJPG) register to supply the most significant eight
address bits. Before a cross page jump or call, the program
must set the program sequencer’s IJPG register to the
appropriate memory page.
The ADSP-21992 has 4K word of on chip ROM that holds
boot routines. The DSP starts executing instructions from
the on chip boot ROM, which starts the boot process. For
more information, see Booting Modes on page 14. The on
chip boot ROM is located on Page 255 in the DSP’s
memory space map, starting at address 0xFF0000.
External (Off Chip) Memory
Each of the ADSP-21992’s off chip memory spaces has a
separate control register, so applications can configure
unique access parameters for each space. The access param-
eters include read and write wait counts, wait state
completion mode, I/O clock divide ratio, write hold time
extension, strobe polarity, and data bus width. The core
clock and peripheral clock ratios influence the external
memory access strobe widths. For more information, see
Clock Signals on page 13. The off chip memory spaces are:
• External memory space (MS3–0 pins)
• I/O memory space (IOMS pin)
• Boot memory space (BMS pin)
All of these off chip memory spaces are accessible through
the External Port, which can be configured for 8-bit or
16-bit data widths.
External Memory Space
External memory space consists of four memory banks.
These banks can contain a configurable number of 64 k
Word pages. At reset, the page boundaries for external
memory have Bank0 containing pages 1 to 63, Bank1 con-
taining pages 64 to 127, Bank2 containing pages 128 to 191,
and Bank3 containing pages 192 to 254. The MS3-MS0
memory bank pins select Banks 3-0, respectively. Both the
ADSP-219x core and DMA capable peripherals can access
the DSP’s external memory space.
All accesses to external memory are managed by the
External Memory Interface Unit (EMI).
I/O Memory Space
The ADSP-21992 supports an additional external memory
called I/O memory space. The IO space consists of 256
pages, each containing 1024 addresses. This space is
designed to support simple connections to peripherals (such
as data converters and external registers) or to bus interface
ASIC data registers. The first 32K addresses (IO pages 0 to
31) are reserved for on chip peripherals. The upper 224k
addresses (IO pages 32 to 255) are available for external
peripheral devices. External I/O pages have their own select
pin (IOMS). The DSP instruction set provides instructions
for accessing I/O space.
0X00::0X000
0X1F::0X3FF
0X20::0X000
ON-CHIP
PERIPHERALS
16-BITS
PAGES 0 TO 31
1024 WORDS/PAGE
2 PERIPHERALS/PAGE
0XFF::0X3FF
OFF-CHIP
PERIPHERALS
16-BITS
PAGES 32 TO 255
1024 WORDS/PAGE
Figure 3. ADSP-21992 I/O Memory Map
Boot Memory Space
Boot memory space consists of one off chip bank with 254
pages. The BMS memory bank pin selects boot memory
space. Both the ADSP-219x core and DMA capable periph-
REV. PrA This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog
Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing.
5
5 Page 
PRELIMINARY TECHNICAL DATA
August 2002
For current information contact Analog Devices at (781) 937-1799
ADSP-21992
signal can be programmed to set the FLAG on either a level
(level sensitive input/interrupt) or an edge (edge sensitive
input/interrupt).
The FIO module can also be used to generate an asynchro-
nous unregistered wake up signal FIO_WAKEUP for DSP
core wake up after power down.
The FIO Lines, PF7 - PF1 can also be configured as external
slave select outputs for the SPI Communications Port, while
PF0 can be configured to act as a Slave select input.
The FIO Lines can be configured to act as a PWM shutdown
source for the three phase PWM generation unit of the
ADSP-21992.
Watchdog Timer
The ADSP-21992 integrates a watchdog timer that can be
used as a protection mechanism against unintentional
software events. It can be used to cause a complete DSP and
peripheral reset in such an event. The watchdog timer
consists of a 16-bit timer that is clocked at the external clock
rate (CLKIN or crystal input frequency).
In order to prevent an unwanted timeout or reset, it is
necessary to periodically write to the watchdog timer
register. During abnormal system operation, the watchdog
count will eventually decrement to 0 and a watchdog
timeout will occur. In the system, the watchdog timeout will
cause a full reset of the DSP core and peripherals.
General Purpose Timers
The ADSP-21992 contains a general purpose timer unit
that contains three identical 32-bit timers. The three pro-
grammable interval timers (Timer0, Timer1 and Timer2)
generate periodic interrupts. Each timer can be indepen-
dently set to operate in one of three modes:
• Pulse Waveform Generation (PWM_OUT) mode
• Pulse Width Count/Capture (WDTH_CAP) mode
• External Event Watchdog (EXT_CLK) mode
Each Timer has one bidirectional chip pin, TMR2-TMR0.
For each timer, the associated pin is configured as an output
pin in PWM_OUT Mode and as input pin in WDTH_CAP
and EXT_CLK Modes.
Interrupts
The interrupt controller lets the DSP respond to 17 inter-
rupts with minimum overhead. The DSP core implements
an interrupt priority scheme as shown in Table 2. Applica-
tions can use the unassigned slots for software and
peripheral interrupts. The Peripheral Interrupt Controller
is used to assign the various peripheral interrupts to the 12
user assignable interrupts of the DSP core.
Table 2. Interrupt Priorities/Addresses
Interrupt
Emulator (NMI)
—Highest Priority
Reset (NMI)
Power Down (NMI)
Loop and PC Stack
Emulation Kernel
User Assigned Interrupt
(USR0)
User Assigned Interrupt
(USR1)
User Assigned Interrupt
(USR2)
User Assigned Interrupt
(USR3)
User Assigned Interrupt
(USR4)
User Assigned Interrupt
(USR5)
User Assigned Interrupt
(USR6)
User Assigned Interrupt
(USR7)
User Assigned Interrupt
(USR8)
User Assigned Interrupt
(USR9)
User Assigned Interrupt
(USR10)
User Assigned Interrupt
(USR11)
—Lowest Priority
IMASK/
IRPTL
NA
Vector Address
NA
0 0x00 0000
1 0x00 0020
2 0x00 0040
3 0x00 0060
4 0x00 0080
5 0x00 00A0
6 0x00 00C0
7 0x00 00E0
8 0x00 0100
9 0x00 0120
10 0x00 0140
11 0x00 0160
12 0x00 0180
13 0x00 01A0
14 0x00 01C0
15 0x00 01E0
There is no assigned priority for the peripheral interrupts
after reset. To assign the peripheral interrupts a different
priority, applications write the new priority to their corre-
sponding control bits (determined by their ID) in the
Interrupt Priority Control register.
Interrupt routines can either be nested with higher priority
interrupts taking precedence or processed sequentially.
Interrupts can be masked or unmasked with the IMASK
register. Individual interrupt requests are logically ANDed
with the bits in IMASK; the highest priority unmasked
interrupt is then selected. The emulation, power down, and
reset interrupts are nonmaskable with the IMASK register,
but software can use the DIS INT instruction to mask the
power down interrupt.
REV. PrA This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog
Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing.
11
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet ADSP-21992YST.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| ADSP-21992YST | Mixed Signal DSP Controller With CAN | Analog Devices |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |