DataSheetWiki


ADSP-21060KS-160 fiches techniques PDF

Analog Devices - ADSP-2106x SHARC DSP Microcomputer Family

Numéro de référence ADSP-21060KS-160
Description ADSP-2106x SHARC DSP Microcomputer Family
Fabricant Analog Devices 
Logo Analog Devices 





1 Page

No Preview Available !





ADSP-21060KS-160 fiche technique
a
ADSP-2106x SHARC®
DSP Microcomputer Family
ADSP-21060/ADSP-21060L
SUMMARY
High Performance Signal Processor for Communica-
tions, Graphics, and Imaging Applications
Super Harvard Architecture
Four Independent Buses for Dual Data Fetch,
Instruction Fetch, and Nonintrusive I/O
32-Bit IEEE Floating-Point Computation Units—
Multiplier, ALU, and Shifter
Dual-Ported On-Chip SRAM and Integrated I/O
Peripherals—A Complete System-On-A-Chip
Integrated Multiprocessing Features
KEY FEATURES
40 MIPS, 25 ns Instruction Rate, Single-Cycle Instruction
Execution
120 MFLOPS Peak, 80 MFLOPS Sustained Performance
Dual Data Address Generators with Modulo and Bit-
Reverse Addressing
Efficient Program Sequencing with Zero-Overhead
Looping: Single-Cycle Loop Setup
IEEE JTAG Standard 1149.1 Test Access Port and
On-Chip Emulation
240-Lead Thermally Enhanced MQFP Package
225 PBGA Package
32-Bit Single-Precision and 40-Bit Extended-Precision
IEEE Floating-Point Data Formats or 32-Bit Fixed-
Point Data Format
Parallel Computations
Single-Cycle Multiply and ALU Operations in Parallel
with Dual Memory Read/Writes and Instruction Fetch
Multiply with Add and Subtract for Accelerated FFT
Butterfly Computation
4 Mbit On-Chip SRAM
Dual-Ported for Independent Access by Core Processor
and DMA
Off-Chip Memory Interfacing
4 Gigawords Addressable
Programmable Wait State Generation, Page-Mode
DRAM Support
CORE PROCESSOR
TIMER
INSTRUCTION
CACHE
32 ؋ 48-BIT
DAG1 DAG2
8 ؋ 4 ؋ 32 8 ؋ 4 ؋ 24
PROGRAM
SEQUENCER
PM ADDRESS BUS
24
DM ADDRESS BUS
32
BUS
CONNECT
(PX)
PM DATA BUS
48
DM DATA BUS 40/32
DUAL-PORTED SRAM
TWO INDEPENDENT
DUAL-PORTED BLOCKS
PROCESSOR PORT
ADDR
DATA
I/O PORT
DATA
ADDR
ADDR
DATA
DATA
ADDR
IOD IOA
48 17
JTAG
TEST &
EMULATION
7
EXTERNAL
PORT
ADDR BUS
MUX
32
MULTIPROCESSOR
INTERFACE
DATA BUS
MUX
48
HOST PORT
MULTIPLIER
DATA
REGISTER
FILE
16 ؋ 40-BIT
BARREL
SHIFTER
ALU
IOP
REGISTERS
(MEMORY MAPPED)
CONTROL,
STATUS &
DATA BUFFERS
DMA
CONTROLLER
SERIAL PORTS
(2)
LINK PORTS
(6)
I/O PROCESSOR
Figure 1. Block Diagram
4
6
6
36
SHARC is a registered trademark of Analog Devices, Inc.
REV. D
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
World Wide Web Site: http://www.analog.com
Fax: 781/326-8703
© Analog Devices, Inc., 2000

PagesPages 30
Télécharger [ ADSP-21060KS-160 ]


Fiche technique recommandé

No Description détaillée Fabricant
ADSP-21060KS-160 ADSP-2106x SHARC DSP Microcomputer Family Analog Devices
Analog Devices

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche