|
|
PDF AFE1205 Data sheet ( Hoja de datos )
| Número de pieza | AFE1205 | |
| Descripción | 2Mbps/ Single Pair HDSL ANALOG FRONT END | |
| Fabricantes | Burr-Brown Corporation | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de AFE1205 (archivo pdf) en la parte inferior de esta página. Total 10 Páginas | ||
|
No Preview Available !
®
AFE1205
AFE1205
2Mbps, Single Pair HDSL ANALOG FRONT END
FEATURES
q E1/T1 SINGLE PAIR 2B1Q OPERATION
q COMPLETE ANALOG INTERFACE
q 385mW POWER DISSIPATION
q PROGRAMMABLE POWER
DESCRIPTION
Burr-Brown’s Analog Front End greatly reduces the size and
cost of a single pair HDSL (High bit rate Digital Subscriber
Line) system by providing all of the active analog circuitry
needed to connect an HDSL digital signal processor to an
external compromise hybrid and an HDSL line transformer.
The transmit and receive filter responses automatically change
with clock frequency, allowing the AFE1205 to operate over a
wide range of data rates. The power dissipation of the device
can be reduced under digital control for operation at lower
speeds. The AFE1205 will operate at bit rates from 160kbps to
2.3Mbps. It meets ETSI PSD specifications for single pair E1,
as well as ETSI and ANSI PSD specifications for two pair E1
and T1.
Functionally, this unit consists of a transmit and a receive
section. The transmit section generates, filters, and buffers
outgoing 2B1Q data. The receive section filters and digitizes
the symbol data received on the telephone line. This IC operates
q 48-LEAD SSOP PACKAGE
q SCALEABLE DATA RATE
q OPERATION FROM 2.3Mbps TO 160kbps
q +5V ONLY (5V OR 3.3V DIGITAL)
q –40°C TO +85°C OPERATION
on a single 5V supply. The digital circuitry in the unit can be
connected to a supply from 3.3V to 5V. The chip uses only
385mW for full-speed operation. It is housed in a small 48-lead
SSOP package.
The receive channel is designed around a fourth-order delta-
sigma analog-to-digital converter. It includes a difference am-
plifier designed to be used with an external compromise hybrid
for first-order analog echo cancellation. A programmable gain
amplifier with gains 0dB to +9dB is also included. The delta-
sigma modulator, operating at a 24X oversampling ratio, pro-
duces a 14-bit output at symbol rates up to 1168kHz (for
2.3Mbps operation).
The transmit channel consists of a digital-to-analog converter and
switched-capacitor pulse forming network followed by a differ-
ential line driver. The pulse forming network receives symbol
data and generates a standard 2B1Q output waveform. The
differential line driver uses a composite output stage combining
class B operation (for high efficiency driving large signals) with
class AB operation (to minimize crossover distortion).
PLLOUT
PLLIN
txDAT
txCLK
rxSYNC
rxLOOP
rxGAIN
rxD13 - rxD0
2
14
D/A
Converter
Pulse
Former
Line
Driver
Transmit
Control
Voltage
Reference
txLINEP
txLINEN
REFP
VCM
REFN
Receive
Control
Decimation
Filter
Delta-Sigma
Modulator
rxLINEP
rxLINEN
rxHYBP
rxHYBN
Patents Pending
International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111 • Twx: 910-952-1111
Internet: http://www.burr-brown.com/ • FAXLine: (800) 548-6133 (US/Canada Only) • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132
©1998 Burr-Brown Corporation
PDS-1461A
Printed in U.S.A. September, 1998
1 page  
TYPICAL PERFORMANCE CURVES
At Output of Pulse Transformer
Typical at 25°C, AVDD = +5V, and DVDD = +3.3V, unless otherwise specified.
AVERAGE POWER SPECTRAL DENSITY LIMIT
–20
T1
–40
–60
E1-SP
–80
E1
–80dB/decade
T1
E1
E1-SP
SPEED
LOWER
LIMIT
BREAK
FREQUENCY
SLOPE
UPPER
LIMIT
T1, Two Pair
–38dBm/Hz
E1, Two Pair
–40dBm/Hz
E1, Single Pair (E1-SP) –42.5dBm/Hz
196kHz
292kHz
485kHz
–80dB/decade –118dBm/Hz
–80dB/decade –120dBm/Hz
–80dB/decade –122dBm/Hz
–100
–120
–140
1k
10k 100k
1M
10M
100M
Frequency (Hz)
CURVE 1. Upper Bound of Power Spectral Density Measured at the Transformer Output.
0.4T 0.4T
1.25T
TWO PAIR T1 AND E1
SINGLE PAIR E1
NORMALIZED
LIMITS LEVELS
QUATENARY SYMBOLS (V)
NORMALIZED
LEVELS
QUATENARY SYMBOLS (V)
+3 +1 –1 –3
+3 +1 –1 –3
A
0.01
0.0264 0.0088 –0.0088 –0.0264
0.01
0.0250 0.0083 –0.0083 0.0250
B
1.07
2.8248 0.9416 –0.9416 –2.8248
1.07
2.6750 0.8917 –0.8917 –2.6750
C
1.00
2.6400 0.8800 –0.8800 –2.6400
1.00
2.5000 0.8333 –0.8333 –2.5000
D
0.93
2.4552 0.8184 –0.8184 –2.4552
0.93
2.3250 0.7750 –0.7750 –2.3250
E
0.03
0.0792 0.0264 –0.0264 –0.0792
0.04
0.1000 0.0333 –0.0333 –0.1000
F
–0.01
0.0264 –0.0088 0.0088 0.0264
–0.01
–0.0250 –0.0083 0.0083 0.0250
G
–0.16
–0.4224 –0.1408 0.1408 0.4224
–0.20
–0.5000 –0.1667 0.1667 0.5000
H
–0.05
–0.1320 –0.0440 0.0440 0.1320
–0.05
–1.2500 –0.0417 0.0417 0.1250
–1.2T
–0.6T 0.5T
14T 50T
CURVE 2. Transmitted Pulse Template and Actual Performance as Measured at the Transformer Output.
INPUT IMPEDANCE vs BIT RATE
100
Two Pair T1 = 784kbps, 45kΩ
Two Pair E1 = 1168kbps, 30kΩ
75 Single Pair E1 = 2320kbps, 15kΩ
50
25
0
200
T1
E1
E1,
Single Pair
600 1000 1400 1800 2200 2600
Bit Rate (kbps)
CURVE 3. Input Impedance of rxLINE and rxHYB.
5
AFE1205
®
5 Page | ||
| Páginas | Total 10 Páginas | |
| PDF Descargar | [ Datasheet AFE1205.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| AFE1203 | 2Mbps/ Single Pair HDSL ANALOG FRONT END | Burr-Brown Corporation |
| AFE1203 | 2Mbps Single Pair HDSL Analog Front End |  Texas Instruments |
| AFE1203E | 2Mbps/ Single Pair HDSL ANALOG FRONT END | Burr-Brown Corporation |
| AFE1205 | 2Mbps/ Single Pair HDSL ANALOG FRONT END | Burr-Brown Corporation |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |