DataSheetWiki


M5M4257P-20 fiches techniques PDF

Mitsubishi - 256K-Bit DRAM

Numéro de référence M5M4257P-20
Description 256K-Bit DRAM
Fabricant Mitsubishi 
Logo Mitsubishi 





1 Page

No Preview Available !





M5M4257P-20 fiche technique
MITSUBISHI LSls
M5M4257P-12, -15, -20
262 144·BIT (262 144·WORD BY I.BIT) DYNAMIC RAM
DESCRIPTION
This is a family of 262 144-word by 1-bit dynamic RAMs,
fabricated with the high performance N-channel silicon gate
MOS process, and is ideal for large-capacity memory
systems where high speed, low power dissipation, and low
costs are essential. The use of double-layer polysi licon
process combined with silicide technology and a single-
transistor dynamic storage cell provide high circuit density
at reduced costs, and the use of dynamic circuitry including
sense amplifiers assures low power dissipation. Multiplexed
address inputs permit both a reduction in pins to the stand-
ard 16-pin package configuration and an increase in system
densities. In addition to the RAS only refresh mode, the
Hidden refresh mode and CAS before RAS refresh mode
are available.
FEATURES
Type name
Access time
(max)
(ns)
Cycle time
(min)
(ns)
Power dissipation
(typ)
(mW)
M5M4257P-12
120
230
260
M5M4257P -15
150
260
230
M5M4257P -20
200
330
190
• Standard 16-pm package
• Single 5V±10% supply
• Low standby power dissipation: 25mW (max)
• Low operating power dissipation:
M5M4257P-12 ........... 360mW (max)
M5M4257P-15 ........... 330mW (max)
M5M4257P-20 ........... 275mW (max)
• Unlatched output enables two-dimensional chip selec-
tion
BLOCK DIAGRAM
PIN CONFIGURATION (TOP VIEW)
ADDRESS INPUT As -+ I
DATA INPUT
WRITE
CONTROL INPUT
ROW ADDR ESS RA S -+ 4
STROBE INPUT
ADDRESS
INPUTS
(5V) Vee
Vss (OV)
15.- CAS ~~~g~~ I~~S~ESS
DATA OUTPUT
ADDRESS
INPUTS
Outline 16P4
• Early-write operation gives common I/O capability
• Read-modify-write, RAS-only-refresh, Nibble-mode
capabilities. (Pin 1 is used for nibble mode)
• CAS before RAS refresh mode capability
• All input terminals have low input capacitance and are
directly TTL-compatible
• Output is three-state and directly TTL-compatible
• 256 refresh cycles every 4ms. Pin 1 is not needed for
refresh.
• CAS controlled output allows hidden refresh
APPLICATION
• Main memory unit for computers
• Microcomputer memory
DATA INPUT
WRITE CONTROL
INPUT
D 2 r-------------------------------------------------,
w
INPUT
LATCH
I
~VCC<5V)
,
ADDRESS
INPUTS
1'""W'A2
32K
MEMORY
ARRAY
cr:
w
0
u0
w
32K
MEMORY
ARRAY
32K
MEMORY
ARRAY
cr:
CD
0
u0
CD
32K
MEMORY
ARRAY
IwI
0
u0w
0
0
0
W
-..J
A3
tIl
tIl
Z
A4
COLUMN
DECODER
l-
S
A5
U
II
U
A6
32K
MEMORY
ARRAY
S
0cr:
32K
MEMORY
ARRAY
32K
MEMORY
ARRAY
S
0cr:
32K
MEMORY
ARRAY
-..J
0
II
Iz-
u0
I
_ J~
L---L------
• MITSUBISHI
"'ELECTRIC
2-95

PagesPages 15
Télécharger [ M5M4257P-20 ]


Fiche technique recommandé

No Description détaillée Fabricant
M5M4257P-20 256K-Bit DRAM Mitsubishi
Mitsubishi

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche