DataSheetWiki


K4E171612C fiches techniques PDF

Samsung - 1M x 16Bit CMOS Dynamic RAM

Numéro de référence K4E171612C
Description 1M x 16Bit CMOS Dynamic RAM
Fabricant Samsung 
Logo Samsung 





1 Page

No Preview Available !





K4E171612C fiche technique
K4E171611C, K4E151611C
K4E171612C, K4E151612C
CMOS DRAM
1M x 16Bit CMOS Dynamic RAM with Extended Data Out
DESCRIPTION
This is a family of 1,048,576 x 16 bit Extended Data Out CMOS DRAMs. Extended Data Out Mode offers high speed random access of
memory cells within the same row, so called Hyper Page Mode. Power supply voltage (+5.0V or +3.3V), refresh cycle (1K Ref. or 4K
Ref.), access time (-45, -50 or -60), power consumption(Normal or Low power) and package type(SOJ or TSOP-II) are optional features
of this family. All of this family have CAS-before-RAS refresh, RAS-only refresh and Hidden refresh capabilities. Furthermore, Self-
refresh operation is available in L-version. This 1Mx16 EDO Mode DRAM family is fabricated using Samsungs advanced CMOS pro-
cess to realize high band-width, low power consumption and high reliability. It may be used as graphic memory unit for microcomputer,
personal computer and portable machines.
FEATURES
Part Identification
- K4E171611C-J(T)(5V, 4K Ref.)
- K4E151611C-J(T) (5V, 1K Ref.)
- K4E171612C-J(T)(3.3V, 4K Ref.)
- K4E151612C-J(T)(3.3V, 1K Ref.)
Active Power Dissipation
Speed
-45
-50
-60
3.3V
4K 1K
360 540
324 504
288 468
Unit : mW
5V
4K 1K
550 825
495 770
440 715
• Extended Data Out Mode operation
(Fast Page Mode with Extended Data Out)
• 2 CAS Byte/Word Read/Write operation
• CAS-before-RAS refresh capability
• RAS-only and Hidden refresh capability
• Self-refresh capability (L-ver only)
• TTL(5V)/LVTTL(3.3V) compatible inputs and outputs
• Early Write or output enable controlled write
• JEDEC Standard pinout
• Available in plastic SOJ 400mil and TSOP(II) packages
• Single +5V±10% power supply (5V product)
• Single +3.3V±0.3V power supply (3.3V product)
Refresh Cycles
Part
NO.
K4E171611C
K4E171612C
K4E151611C
K4E151612C
VCC
5V
3.3V
5V
3.3V
Refresh Refresh period
cycle Normal L-ver
4K 64ms
128ms
1K 16ms
Performance Range
Speed
-45
-50
-60
tRAC
45ns
50ns
60ns
tCAC
13ns
15ns
17ns
tRC
69ns
84ns
104ns
tHPC
16ns
20ns
25ns
Remark
5V/3.3V
5V/3.3V
5V/3.3V
FUNCTIONAL BLOCK DIAGRAM
RAS
UCAS
LCAS
W
A0-A11
(A0 - A9)*1
A0 - A7
(A0 - A9)*1
Control
Clocks
VBB Generator
Refresh Timer
Refresh Control
Refresh Counter
Row Address Buffer
Col. Address Buffer
Row Decoder
Memory Array
1,048,576 x16
Cells
Column Decoder
Vcc
Vss
Lower
Data in
Buffer
Lower
Data out
Buffer
Upper
Data in
Buffer
Upper
Data out
Buffer
Note) *1 : 1K Refresh
DQ0
to
DQ7
OE
DQ8
to
DQ15
SAMSUNG ELECTRONICS CO., LTD. reserves the right to
change products and specifications without notice.
www.BDTIC.com/SAMSUNG

PagesPages 30
Télécharger [ K4E171612C ]


Fiche technique recommandé

No Description détaillée Fabricant
K4E171612C 1M x 16Bit CMOS Dynamic RAM Samsung
Samsung
K4E171612D 1M x 16Bit CMOS Dynamic RAM with Extended Data Out Samsung
Samsung

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche