CAT524 Datasheet PDF - Catalyst Semiconductor
| Part Number | CAT524 | |
| Description | Configured Digitally Programmable Potentiometer (DPP): Programmable Voltage Applications | |
| Manufacturers | Catalyst Semiconductor | |
| Logo |  |
|
|
There is a preview and CAT524 download ( pdf file ) link at the bottom of this page. Total 12 Pages | ||
Preview 1 page No Preview Available !
CAT524
Configured Digitally Programmable Potentiometer (DPP™): Programmable Voltage Applications
FEATURES
s Four 8-bit DPPs configured as programmable
voltage sources in DAC-like applications
s Common reference inputs
s Buffered wiper outputs
s Non-volatile NVRAM memory wiper storage
s Output voltage range includes both supply rails
s 4 independently addressable buffered
output wipers
s 1 LSB accuracy, high resolution
s Serial µP interface
s Single supply operation: 2.7V-5.5V
s Setting read-back without effecting outputs
DESCRIPTION
The CAT524 is a quad, 8-bit digitally-programmable
potentiometer (DPP™) configured for programmable
voltage and DAC-like applications. Intended for final
calibration of products such as camcorders, fax
machines and cellular telephones on automated high
volume production lines, it is also well suited for
self-calibrating systems and for applications where
equipment which requires periodic adjustment is either
difficult to access or in a hazardous environment.
The four independently programmable DPPs have an
output range which includes both supply rails. The
wipers are buffered by rail to rail op amps. Wiper
settings, stored in non-volatile NVRAM memory, are not
lost when the device is powered down and are automati-
cally reinstated when power is returned. Each wiper can
be dithered to test new output values without effecting
APPLICATIONS
s Automated product calibration
s Remote control adjustment of equipment
s Offset, gain and zero adjustments in
self-calibrating and adaptive control systems
s Tamper-proof calibrations
s DAC (with memory) substitute
the stored settings, and stored settings can be read back
without disturbing the DPP’s output.
The CAT524 is controlled with a simple 3 wire serial
interface. A Chip Select pin allows several devices to
share a common serial interface. Communication back
to the host controller is via a single serial data line thanks
to the Tri-Stated CAT524 Data Output pin. A RDY/BSY
output working in concert with an internal low voltage
detector signals proper operation of the non-volatile
NVRAM memory Erase/Write cycle.
The CAT524 is available in the 0 to 70° C commercial
and –40° C to 85° C industrial operating temperature
ranges. Both 14-pin plastic DIP and SOIC packages are
offered.
FUNCTIONAL DIAGRAM
RDY/BSY
3
VDD
1
VREF H
14
PROG
7
PROGRAM
CONTROL
5
DI
CLK
2
4
CS
SERIAL
CONTROL
NVRAM
+
–
13
VOUT1
+ 12
– VOUT2
+ 11
– VOUT3
+ 10
– VOUT4
PIN CONFIGURATION
DIP Package (P)
SOIC Package (J)
VDD
CLK
RDY/BSY
CS
DI
DO
PROG
1 14
2 13
3 12
4 CAT 11
524
5 10
69
78
VREFH
VOUT1
VOUT2
VOUT3
VOUT4
VREF L
GND
VDD
CLK
RDY/BSY
CS
DI
DO
PROG
1 14
2 13
3 12
4 CAT 11
5 524 10
69
78
VREFH
VOUT1
VOUT2
VOUT3
VOUT4
VREFL
GND
CAT524
8
GND
SERIAL
DATA
OUTPUT
REGISTER
9
VREFL
© 2001 by Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
6
DO
1
Doc. No. 25076-00 4/01 M-1
|
| |
 
PIN DESCRIPTION
Pin Name Function
1 VDD Power supply positive.
2 CLK Clock input pin.Clock input pin.
3 RDY/BSY Ready/Busy Output
4 CS Chip Select
5 DI Serial data input pin.
6 DO Serial data output pin.
7 PROG EEPROM Programming Enable
Input
8
GND
Power supply ground.
9
VREFL
Minimum DAC output voltage.
10
VOUT4
DAC output channel 4.
11
VOUT3
DAC output channel 3.
12
VOUT2
DAC output channel 2.
13
VOUT1
DAC output channel 1.
14
VREFH
Maximum DAC output voltage.
CAT524
DAC addressing is as follows:
DAC OUTPUT
VOUT1
VOUT2
VOUT3
VOUT4
A0 A1
00
10
01
11
DEVICE OPERATION
The CAT524 is a quad 8-bit Digital to Analog Converter
(DAC) whose outputs can be programmed to any one of
256 individual voltage steps. Once programmed, these
output settings are retained in non-volatile EEPROM
memory and will not be lost when power is removed from
the chip. Upon power up the DACs return to the settings
stored in EEPROM memory. Each DAC can be written
to and read from independently without effecting the
output voltage during the read or write cycle. Each
output can also be temporarily adjusted without chang-
ing the stored output setting, which is useful for testing
new output settings before storing them in memory.
DIGITAL INTERFACE
The CAT524 employs a standard 3 wire serial control
interface consisting of Clock (CLK), Chip Select (CS)
and Data In (DI) inputs. For all operations, address and
data are shifted in LSB first. In addition, all digital data
must be preceded by a logic “1” as a start bit. The DAC
address and data are clocked into the DI pin on the
clock’s rising edge. When sending multiple blocks of
information a minimum of two clock cycles is required
between the last block sent and the next start bit.
Multiple devices may share a common input data line by
selectively activating the CS control of the desired IC.
Data Outputs (DO) can also share a common line
because the DO pin is Tri-Stated and returns to a high
impedance when not in use.
CHIP SELECT
Chip Select (CS) enables and disables the CAT524’s
read and write operations. When CS is high data may be
read to or from the chip, and the Data Output (DO) pin is
active. Data loaded into the DAC control registers will
remain in effect until CS goes low. Bringing CS to a logic
low returns all DAC outputs to the settings stored in
EEPROM memory and switches DO to its high imped-
ance Tri-State mode.
Because CS functions like a reset the CS pin has been
equipped with a 30 ns to 90 ns filter circuit to prevent
noise spikes from causing unwanted resets and the loss
of volatile data.
CLOCK
The CAT524’s clock controls both data flow in and out of
the IC and EEPROM memory cell programming. Serial
data is shifted into the DI pin and out of the DO pin on the
clock’s rising edge. While it is not necessary for the clock
to be running between data transfers, the clock must be
operating in order to write to EEPROM memory, even
though the data being saved may already be resident in
the DAC control register.
No clock is necessary upon system power-up. The
CAT524’s internal power-on reset circuitry loads data
from EEPROM to the DACs without using the external
clock.
As data transfers are edge triggered clean clock transi-
tions are necessary to avoid falsely clocking data into the
control registers. Standard CMOS and TTL logic fami-
lies work well in this regard and it is recommended that
any mechanical switches used for breadboarding or
device evaluation purposes be debounced by a flip-flop
or other suitable debouncing circuit.
5 Doc. No. 25076-00 Rev. 4/01
Preview 5 Page |
Part DetailsOn this page, you can learn information such as the schematic, equivalent, pinout, replacement, circuit, and manual for CAT524 electronic component. |
| Information | Total 12 Pages | |
| Link URL | [ Copy URL to Clipboard ] | |
| Download | [ CAT524.PDF Datasheet ] | |
Share Link :
Electronic Components Distributor
|
An electronic components distributor is a company that sources, stocks, and sells electronic components to manufacturers, engineers, and hobbyists. |
| SparkFun Electronics | Allied Electronics | DigiKey Electronics | Arrow Electronics |
| Mouser Electronics | Adafruit | Newark | Chip One Stop |
Featured Datasheets
| Part Number | Description | MFRS |
| CAT52045 | The function is Attenuator 5 Section. DAICO Industries |  |
| CAT521 | The function is 8-Bit Digital POT With Independent Reference Inputs. Catalyst Semiconductor | |
| CAT522 | The function is 8-Bit Dual Digital POT With Independent Reference Inputs. Catalyst Semiconductor | |
Semiconductors commonly used in industry:
1N4148 |
BAW56 |
1N5400 |
NE555 | | ||
Quick jump to:
CAT5
1N4
2N2
2SA
2SC
74H
BC
HCF
IRF
KA | ||