|
|
PDF CAT34RC02PITE13REV-E Data sheet ( Hoja de datos )
| Número de pieza | CAT34RC02PITE13REV-E | |
| Descripción | 2-kb I2C Serial EEPROM/ Serial Presence Detect | |
| Fabricantes | Catalyst Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de CAT34RC02PITE13REV-E (archivo pdf) en la parte inferior de esta página. Total 16 Páginas | ||
|
No Preview Available !
CAT34RC02
2-kb I2C Serial EEPROM, Serial Presence Detect
FEATURES
ALOGEN FR
LEAD
F
R
E
E
TM
I 400 kHz I2C bus compatible*
I 1.7 to 5.5 volt operation
I 16-byte page write buffer
I Hardware write protection for entire memory
I Permanent and reversible software write
protection for lower 128 bytes
I Schmitt trigger on SCL and SDA inputs
I Low power CMOS technology
I 1,000,000 program/erase cycles
I 100 year data retention
I 8-pin DIP, SOIC, TSSOP and TDFN packages
I Industrial and extended temperature ranges
DESCRIPTION
The CAT34RC02 is a 2-kb Serial CMOS EEPROM
internally organized as 256 words of 8 bits each. Catalyst’s
advanced CMOS technology substantially reduces
device power requirements. The CAT34RC02 features
a 16-byte page write buffer. The device operates via the
I2C bus serial interface and is available in 8-pin DIP,
SOIC, TSSOP and TDFN packages.
PIN CONFIGURATION
DIP Package (P, L)
A0
A1
A2
VSS
1
2
3
4
8 VCC
7 WP
6 SCL
5 SDA
SOIC Package (J, W)
A0
A1
A2
VSS
1
2
3
4
8 VCC
7 WP
6 SCL
5 SDA
FUNCTIONAL SYMBOL
VCC
SCL
TDFN Package (SP2, VP2)
A0 1
A1 2
A2 3
VSS 4
8 VCC
7 WP
6 SCL
5 SDA
A2, A1, A0
WP
CAT34RC02
VSS
SDA
TSSOP Package (U, Y)
A0
A1
A2
VSS
1
2
3
4
8 VCC
7 WP
6 SCL
5 SDA
PIN FUNCTIONS
Pin Name
Function
A0, A1, A2 Device Address Inputs
SDA
Serial Data/Address
SCL Serial Clock
WP Write Protect
VCC 1.7 V to 5.5 V Power Supply
VSS Ground
* Catalyst Semiconductor is licensed by Philips Corporation to carry the I2C Bus Protocol.
© 2004 by Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
1
Doc No. 1052, Rev. K
1 page  
CAT34RC02
I2C BUS PROTOCOL
The I2C bus consists of two ‘wires’, SCL and SDA. The
two ‘wires’ are connected to the supply (VCC) via pull-up
resistors. Master and Slave devices connect to the bus
via their respective SCL and SDA pins. The transmitting
device pulls down the SDA line to ‘transmit’ a ‘0’ and
releases it to ‘transmit’ a ‘1’.
(1) Data transfer may be initiated only when the bus is
not busy (see A.C. Characteristics).
(2) During a data transfer, the data line must remain
stable whenever the SCL line is high. An SDA
transition while SCL is high will be interpreted as a
START or STOP condition.
START Condition
The START Condition precedes all commands. It consists
of a HIGH to LOW transition on SDA while SCL is HIGH.
The START condition acts as a ‘wake-up’ call for the
Slave devices. A Slave will not respond to commands
unless the MASTER generates a START condition.
STOP Condition
The STOP condition completes all commands. It consists
of a LOW to HIGH transition on SDA while SCL is HIGH.
The STOP condition starts the internal write cycle, when
following a WRITE command and sends the Slave into
standby mode, when following a READ command.
Device Addressing
The Master initiates a data transfer by creating a START
condition on the bus. The Master then broadcasts an 8-
bit serial Slave address. The four most significant bits of
the Slave address (the ‘preamble’) are fixed to 1010
(Ah), for normal read/write operations and 0110 (6h) for
Software Write Protect (SWP) operations (Fig. 5). The
next three bits, A2, A1 and A0, select one of eight possible
Slave devices. The last bit, R/W, specifies whether a
Read (1) or Write (0) operation is to be performed.
Acknowledge
After processing the Slave address, the Slave responds
with an acknowledge (ACK) by pulling down the SDA
line during the 9th clock cycle. The Slave will aslo
acknowledge the 8-bit byte address and every data byte
presented in WRITE mode. In READ mode the Slave
shifts out eight bits of data, and then ‘releases’ the SDA
line durng the 9th clock cycle. If the Master acknowledges
in the 9th clock cycle (by pulling down the SDA line), then
the Slave continues transmitting. When data transfer is
complete, the Master responds with a NoACK (it does
not acknowledge the last data byte) and the Slave stops
transmitting and waits for a STOP condition.
Figure 4. Acknowledge Timing
SCL FROM
MASTER
DATA OUTPUT
FROM TRANSMITTER
DATA OUTPUT
FROM RECEIVER
START
Figure 5. Slave Address Bits
1
89
ACKNOWLEDGE
1 0 1 0 A2 A1 A0 R/W Normal Read and Write
DEVICE ADDRESS
0
1
1
0
A2
A1
A0
R/W
Programming the Write
Protect Register
5 Doc No. 1052, Rev. K
5 Page 
8-LEAD 150 MIL WIDE SOIC (J, W)
CAT34RC02
0.149 (3.80) 0.2284 (5.80)
0.1574 (4.00) 0.2440 (6.20)
D
0.050 (1.27) BSC
0.013 (0.33)
0.020 (0.51)
0.0532 (1.35)
0.0688 (1.75)
0.0040 (0.10)
0.0098 (0.25)
0˚-8˚
0.0099
0.0196
(0.25)
(0.50)
X
45˚
0.0075 (0.19)
0.0098 (0.25)
0.016 (0.40)
0.050 (1.27)
Dimension D
Pkg Min
Max
8L 0.1890(4.80)
0.1968(5.00)
Notes:
1. Complies with JEDEC publication 95 MS-012 dimensions; however, some dimensions may be more stringent.
2. All linear dimensions are in inches and parenthetically in millimeters.
3. Lead coplanarity is 0.004" (0.102mm) maximum.
11
Doc No. 1052, Rev. K
11 Page | ||
| Páginas | Total 16 Páginas | |
| PDF Descargar | [ Datasheet CAT34RC02PITE13REV-E.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| CAT34RC02PITE13REV-E | 2-kb I2C Serial EEPROM/ Serial Presence Detect | Catalyst Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |