DataSheet.es    


PDF EL4583A Data sheet ( Hoja de datos )

Número de pieza EL4583A
Descripción Sync Separator
Fabricantes Intersil 
Logotipo Intersil Logotipo



Hay una vista previa y un enlace de descarga de EL4583A (archivo pdf) en la parte inferior de esta página.


Total 10 Páginas

No Preview Available ! EL4583A Hoja de datos, Descripción, Manual

®
Data Sheet
November 12, 2010
EL4583A
FN7503.2
Sync Separator, 50% Slice, S-H, Filter,
HOUT
The EL4583A extracts timing from video sync in NTSC, PAL,
and SECAM systems, and non-standard formats, or from
computer graphics operating at higher scan rates. Timing
adjustment is via an external resistor. Input without valid
vertical interval (no serration pulses) produces a default
vertical output.
Outputs are: composite sync, vertical sync, filter, burst/back
porch, horizontal, no signal detect, level, and odd/even
output (in interlaced scan formats only).
The EL4583A sync slice level is set to the mid-point between
sync tip and the blanking level. This 50% point is determined
by two internal sample and hold circuits that track sync tip
and back porch levels. It provides hum and noise rejection
and compensates for input levels of 0.5V to 2.0VP-P.
A built in filter attenuates the chroma signal to prevent color
burst from disturbing the 50% sync slice. Cut off frequency is
set by a resistor to ground from the Filter Cut Off pin.
Additionally, the filter can be by-passed and video signal fed
directly to the Video Input.
The level output pin provides a signal with twice the sync
amplitude which may be used to control an external AGC
function. A TTL/CMOS compatible No Signal Detect Output
flags a loss or reduction in input signal level. A resistor sets
the Set Detect Level.
Pinout
EL4583A
(16-PIN SO)
TOP VIEW
FILTER CUTOFF 1
SET DETECT LEVEL 2
COMPOSITE
SYNC OUT
3
FILTER INPUT 4
VERTICAL
SYNC OUT
5
DITIGAL GND 6
FILTER OUTPUT 7
COMPOSITE
VIDEO INPUT
8
16 ANALOG GND
15
HORIZONTAL
SYNC OUT
14 VDD
13
ODD/EVEN
OUTPUT
12 RSET*
11
BURST/BACK
PORCH OUTPUT
10
NO SIGNAL
DETECT OUTPUT
9 LEVEL OUTPUT
* RSET MUST BE A 1% REGISTER
Features
• NTSC, PAL, and SECAM sync separation
• Single supply, +5V operation
• Precision 50% slicing
• Built-in programmable color burst filter
• Decodes non-standard vertical
• Horizontal sync output
• Sync pulse amplitude output
• Low-power CMOS
• Detects loss of signal
• Resistor programmable scan rate
• Few external components
• Available in 16-pin SO (0.150”) packages
• Pb-Free plus anneal available (RoHS compliant)
Applications
• Video special effects
• Video test equipment
• Video distribution
• Multimedia
• Displays
• Imaging
• Video data capture
• Video triggers
Ordering Information
PART NUMBER
PACKAGE
EL4583AIS
16-Pin SO (0.150”)
EL4583AIS-T7 16-Pin SO (0.150”)
EL4583AIS-T13 16-Pin SO (0.150”)
EL4583AISZ
(See Note)
16-Pin SO (0.150”)
(Pb-free)
EL4583AISZ-T7 16-Pin SO (0.150”)
(See Note)
(Pb-free)
EL4583AISZ-T13 16-Pin SO (0.150”)
(See Note)
(Pb-free)
TAPE &
REEL PKG. DWG. #
- MDP0027
7” MDP0027
13” MDP0027
- MDP0027
7” MDP0027
13” MDP0027
NOTE: Intersil Pb-free plus anneal products employ special Pb-free material
sets; molding compounds/die attach materials and 100% matte tin plate
termination finish, which are RoHS compliant and compatible with both SnPb
and Pb-free soldering operations. Intersil Pb-free products are MSL classified
at Pb-free peak reflow temperatures that meet or exceed the Pb-free
requirements of IPC/JEDEC J STD-020.
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Intersil (and design) is a trademark owned by Intersil Corporation or one of its subsidiaries.
Copyright © Intersil Americas Inc. 2004, 2005, 2010. All Rights Reserved.
All other trademarks mentioned are the property of their respective owners. Manufactured under U.S. Patent 5,528,303.

1 page




EL4583A pdf
Typical Performance Curves
RSET vs HORIZONTAL
FREQUENCY
EL4583A
BACK PORCH CLAMP ON TIME
vs RSET
VERTICAL DEFAULT DELAY
TIME vs RSET
FILTER 3dB BW vs RF
LEVEL OUT (PIN 9) vs SYNC TIP
AMPLITUDE
MINIMUM SIGNAL DETECT vs
RLV
FILTER ATTENUATION vs RF
@ f = 3.58MHz
NOTE: For RLV < 1000kΩ, no signal detect output (pin 10) will default high at
minimum signal sensitivity specification, or at complete loss of signal.
5 FN7503.2
November 12, 2010

5 Page










PáginasTotal 10 Páginas
PDF Descargar[ Datasheet EL4583A.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
EL4583Sync Separator/ 50% Slice/ S-H/ Filter/ Horizontal sync outputIntersil Corporation
Intersil Corporation
EL4583ASync SeparatorIntersil
Intersil
EL4583CSync Separator/ 50% Slice/ S-H/ Filter/ HOUTElantec Semiconductor
Elantec Semiconductor

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar