|
|
PDF CDM5364 Data sheet ( Hoja de datos )
| Número de pieza | CDM5364 | |
| Descripción | CMOS 8192-Word by 8-Bit LSI Static ROMS | |
| Fabricantes | GE | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de CDM5364 (archivo pdf) en la parte inferior de esta página. Total 5 Páginas | ||
|
No Preview Available !
Read-Only Memories (ROMs)
CDM5364, CDM5364A
A7 24 Voo
A6 23 A8
A5 3
22 A9
A4 4
21 AI2
A3 20 CEtCE
A2 6
19 AID
AI 7
AD 8
18 All
17 C7
QO 9
16 Q6
QI 10
Q2 II
15 Q5
14 Q4
Vss 12
13 Q3
92CS - 33698
CDM5364
TERMINAL ASSIGNMENT
CMOS 8192-Word by 8-Bit
LSI Static ROMS
Features:
• Asynchronous operation
• Fast access time - 250 ns max.
• Low standby and operating power:
ISBY2 = 2 p.A typical (CDM5364)
loos = 2 p.A typical (CDM5364A)
IOPER2 = 10 mA max. at teye = 1 p.s
= 30 mA max. at teye = 250 ns
• Automatic power down
• TTL input and output compatible
• 24-pin JEDEC standard pin out:
Pin compatible with Motorola
MCM68764 and MCM68766
EPROMs
• Choice of pin 20 function:
Mask-programmable CE
(CDM5364)
Mask-programmable CS
(CDM5364A)
The RCA CDM5364 and CDM5364A are 65,536-bit mask-
programmable CMOS Read Only Memories organized as
8192 eight-bit words. They are characterized by fast access
time and low-power dissipation, and are designed to be
used with a wide variety of general purpose microprocessor
systems, including RCA-CDP1800-and CDP6805-series
systems. The CDM5364 and CDM5364A differ in the function
for pin 20.
The CDM5364 provides a chip enable input at pin 20, which
gates the address buffers and output drivers, providing a
low power standby mode.
The CDM5364A has a chip select input at pin 20. As a chip
select input, pin 20 controls only the output drivers providing
fast output enable time. The polarities of the chip enable
and the chip select inputs are user mask-programmable.
Both the CDM5364 and CDM5364A provide automatic
power-down and data hold while the address inputs are
stable.
The CDM5364 and CDM5364A are supplied in 24-lead
hermetic, dual-in-line side-brazed ceramic packages (0
suffix), and in 24-lead du-al-ln-Iine plastic packages (E
suffix) .
A7 24 voo
A6 23 A8
A5 22 A9
A4 4
A3 5
21 AI2
20 CStCS
A2 6
19 AID
AI 18 All
AD 17 Q7
QO 9
16 Q6
QI 10
Q2 II
15 Q5
14 Q4
Vss 12
13 Q3
TOP VIEW
92CS ~ 36697
CDM5364A
TERMINAL ASSIGNMENT
MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY-VOLTAGE RANGE, (Voo)
(Voltage referenced to V•• terminal) ..................................................................•• -0.5 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS ........................................................... -0.5 to Voo +0.5 V
DC INPUT CURRENT, ANY ONE INPUT ...........•..•........••.•...•....•.••..•.........•••••..........•. ±10 mA
POWER DISSIPATION PER PACKAGE (Po):
For T. = -40 to +eO°C (PACKAGE TYPE E) .............................................................. 500 mW
For T. = +60 to +85°C (PACKAGE TYPE E) .................................. Derate Linearly at 8 mW/oC to 300 mW
=For T. -55 to +100°C (PACKAGE TYPE D) ............................................................. 500 mW
ForT. = +100 to 125°C (PACKAGE TYPE D) .......•...........••••.••...... Derate Linearly at 8 mWrC to 300 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
For T. = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) ••.•.......••.••••••......•••••••.•• 100 mW
OPERATING-TEMPERATURE RANGE (T.):
PACKAGE TYPE 0 .••.•.•..•...........................•.......••...•...........•••••••.......... -55 to +125°C
PACKAGE TYPE E .••..........••............••.•.•..........••...•.•.....•••.••.••........••••.•• -40 to +85°C
STORAGE-TEMPERATURE RANGE (T...) ............................................................. -65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 ± 1132 in. (1.59 ± 0.79 mm) from case for 10 s maximum ..............•..............•.•.... +265°C
File Number 1467
____________________________________________________________ 709
1 page  
Read-Only Memories (ROMs)
CDM5364, CDM5364A
APPLICATION INFORMATION
CS3
C"S2
~
r-------------------1-~am
CDPI883
LATCH I
DECODER
ROM
CDM5364
RAM
CPU
COPISOO
SERIES
8- BIT BIDIRECTIONAL DATA BUS
92CM-36701
Fig. 4 - Typical CDP1800 series microprocessor system.
Oecoupllng Capacitors
The CDM5364 and CDM5364A operate with a low average
dc power supply current that varies with cycle time.
However, the CDM5364 and CDM5364A are large ROMs
with many internal nodes. Precharging of selected nodes
during portions of the memory cycle results in short
duration peak currents that can be much higher than the
average dc value. The rise and fall times of the peak current
pulses can have a value sufficient to generate unwanted
system noise components. To minimize or eliminate the
effects of the current spikes, a 0.1 IlF ceramic decoupling
capacitor is recommended between the Voo and Vss pins of
every ROM device.
_______________________________________________________________ 713
5 Page | ||
| Páginas | Total 5 Páginas | |
| PDF Descargar | [ Datasheet CDM5364.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| CDM5364 | CMOS 8192-Word by 8-Bit LSI Static ROMS | GE |
| CDM5364A | CMOS 8192-Word by 8-Bit LSI Static ROMS | GE |
| CDM5365 | CMOS 8192-Word by 8-Bit LSI Static ROM | GE |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |