|
|
Numéro de référence | CDP1826C | ||
Description | CMOS 64-Word x 8-Bit Static Random-Access Memory | ||
Fabricant | GE | ||
Logo | |||
1 Page
_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ Random-Access Memories (RAMs)
BUSO
BUS I
BUS 2
BUS 3
BUS 4
BUS 5
BUS 6
BUS 7
CSI
-en
V5S
I 22 Voo
2 21 AO
3 20 CS/A5
4 19 AI
5 18 A2
6 17 A3
7 16 A4
8 15 TPA
9 14 MRO
10 13 flWl!
II 12 CEO
TOP VIEW
92CS-34034
TERMINAL ASSIGNMENT
CMOS 64-Word X a-Bit Static
Random-Access Memory
Features:
• Ideal for small, low-power RAM Memory requirements
In microprocessor and microcomputer applications
• Interfaces with CDP1BOO-series microprocessors
without additional address decoding
• DaiSY chain feature to further reduce external
decoding needs
• Multiple chip-select Inputs for versatility
• Single voltage supply
• No clock or precharge reqUIred
CDP1826C
The RCA CDP1B26C IS a general-purpose, fully static, 64-
word x 8-blt random-access memory, for use In CDP1800
series or other microprocessor systems where minimum
component count and/or price performance and simplicity
in use are deSirable.
The CDP1B26C has 8 common data Input and data-output
terminals with 3-state capability for direct connection to a
standard bi-directional data bus Two chip-select Inputs-
CSl and CS2 - are provided to simplify memory-system
expansion. An additional select Pin, CS/A5, IS prOVided to
enable the CDP1826C to be selected directly from the
CDP1800 multiplexed address bus without additional latch-
Ing or decoding In an 1800 system, the CS/A5 pin can be
tied to any MA address line from the CDP1800 processor. A
TPA Input IS prOVided to latch the high-order bit of thiS
address line as a chip-select for the CDP1826C. If this
CS/A5 Input is latched high, and IfCS= 1 and CS2 =Oatthe
appropriate time In the memory cycle, the CDP1826C will
be enabled for writing or reading. In a non-1800 system, the
TPA pin can be tied high, and the CS/A5 pin can be used as
a normal address Input
The six Input-address buffers are gated with the Chip-select
function to reduce standby current when thedevlce is dese-
lected, as well as to provide for a Simplified power down
mode by reducing address buffer sensitivity to long fall
times from address drivers which are being powered down
l¢q
ADOR BUS
TPA
----
-----
AOoR BUS
TPA
NO-N2 MAo
TPB
Q
DATA )
ROM
RAM
CoPI826C
iiRD
CEO
MRO
MWR
CPU
CoPI800
SERIES
SCO SCI
INTERRUPT
oMA-IN OMA:miT
EFI-EF4
I/O CONTROL)
" "/1 a-BIT BIDIRECTIONAL DATA BUS
1/
92CM-34043
Fig 1 - TYPical CDP1802 mlcrocprocessor system
File Number 1311
_____________________________________________ 671
|
|||
Pages | Pages 8 | ||
Télécharger | [ CDP1826C ] |
No | Description détaillée | Fabricant |
CDP1826C | CMOS 64-Word x 8-Bit Static Random-Access Memory | GE |
CDP1826C | CMOS 64-Word x 8-Bit Static RAM | Intersil Corporation |
US18650VTC5A | Lithium-Ion Battery | Sony |
TSPC106 | PCI Bus Bridge Memory Controller | ATMEL |
TP9380 | NPN SILICON RF POWER TRANSISTOR | Advanced Semiconductor |
www.DataSheetWiki.com | 2020 | Contactez-nous | Recherche |