DataSheetWiki


UPD411-2 fiches techniques PDF

NEC - FULLY DECODED RANDOM ACCESS MEMORY

Numéro de référence UPD411-2
Description FULLY DECODED RANDOM ACCESS MEMORY
Fabricant NEC 
Logo NEC 





1 Page

No Preview Available !





UPD411-2 fiche technique
NEe Microcomputers, Inc.
NEe
!J PD411
JJ PD411·1
f'PD411·2
,... PD411·3
flo PD411·4
oESCR I PTION
FEATUR ES
FULLY DECODED RANDOM ACCESS MEMORY
The J,lPD411 Family consists of six 4096 words by 1 bit dynamic N-channel MOS
RAMs. They are designed for memory applications where very low cost and large bit
storage are important design objectives. The J,lPD411 Family is designed using dynamic
circuitry which reduces the standby power dissipation.
Reading information from the memory is a non-destructive. Refreshing is easily
accomplished by performing one read cycle on each of the 64 row addresses. Each
row address must be refreshed every two milliseconds. The memory is refreshed
whether Chip Select is a logic high ol'a logic low.
All of these products are guaranteed for operation over the 0 to 70°C temperature
range.
Important features of the fJPD411 family are:
• Low Standby Power
• 4096 words x 1 bit Organization
• A single low-capacitance high level clock input with solid ±1 volt margins.
• Inactive Power/0.3 mW (Typ.)
• Power Supply: +12, +5, -5V
• Easy System Interface
• TTL Compatible (Except CE)
• Address Registers on the Chip
• Simple Memory Expansion by Chip Select
• Three State Output and TTL Compatible
• 22 pin Ceramic Dual-in-Line Package
• Replacement for INTEL'S 2107B, TI'S 4060 and Equivalent Devices.
• 5 Performance Ranges:
II
)1PD411
)1PD411·1
)1PD411·2
)1PD411·3
)1PD411-4
ACCESS TIME
300 ns
250 ns
200 ns
150 ns
135 ns
RIW CYCLE
470 ns
470 ns
400 ns
380 ns
320 ns
RMW CYCLE
650 ns
640 ns
520 ns
470 ns
320 ns
REFRESH TIME
? ms
2 ms
2 ms
2 ms
2 ms
PIN CONFIGURATION
VBB
Ag
AlO
A11
CS
DIN
2
4
5
6
jJPD
411
A2
VCC
8
9
10
11
vss
AS
A7
A6
VDD
CE
NC
As
A4
A3
WE
Rev/3
PIN NAMES
AO All
AO AS
CE
CS
DiN
DOUT
WE
VDD
VCC
VSS
VBB
NC
Address Inputs
Refresh Addresses
Chip Enable
Chip Select
Data Input
Data Output
Write Enable
Power (+12V)
Power (+5V)
Ground
IPower
No Connection
11

PagesPages 7
Télécharger [ UPD411-2 ]


Fiche technique recommandé

No Description détaillée Fabricant
UPD411-1 FULLY DECODED RANDOM ACCESS MEMORY NEC
NEC
UPD411-2 FULLY DECODED RANDOM ACCESS MEMORY NEC
NEC
UPD411-3 FULLY DECODED RANDOM ACCESS MEMORY NEC
NEC
UPD411-4 FULLY DECODED RANDOM ACCESS MEMORY NEC
NEC

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche