DataSheetWiki


TC511001J-12 fiches techniques PDF

Toshiba - DRAM

Numéro de référence TC511001J-12
Description DRAM
Fabricant Toshiba 
Logo Toshiba 





1 Page

No Preview Available !





TC511001J-12 fiche technique
TOSHIBA MOS MEMORY PRODUCT
1,048,576 WORDS X 1 BIT DYNAMIC RAM
SILICON GATE CMOS
DESCRIPTION
TC511001 P/J/Z-S5, TC511001 P/J/Z-l0
TC511 001 P/J/Z-12
The TC5ll00lP/J/Z is the new generation dynamic R&~ organized 1,048,576 ~vords by 1
bit. The TC5ll00lP/J/Z utilizes TOSHIBA's caos Silicon gate process technology as well as
advanced circuit techniques to provide wide operating margins, both internally and to the
system user. Multiplexed address inputs permit the TC5ll00lP/J/Z to be packaged in a
standard 18 pin plastic DIP, 26/20 pin plastic SOJ and 20/19 pin plastic ZIP. The package
size provides high system bit "densities and is compatible with widely available automated
testing and insertion equipment. System oriented features include single power supply of
5V±10% tolerance, direct interfacing capability with high performance logic families such
as Schottky TTL. The special feature of TC5Il00IP/J/Z is nibble mode, allowing the user
to serially access 4 bits of data at a high data rate. "Test Mode" function is imple-
mented from RevisionC.
FEATURES
• 1,048,576 words by 1 bit organization
• Fast access time and cycle time
TC5ll00lP/J/Z-8S-10-12
tRAC RAS Access Time
8Sns lOOns l20ns
tAA
Column Address
Access Time
tCAC CAS Access Time
45ns SOns 60ns
30ns 35ns 40ns
tRC Cycle Time
16Sns 190ns 220ns
tNCAC
Nibble
Access
Mocte
Time
trIC
Nibble Mode
Cycle Time
20ns
40ns
20ns
40ns
2Sns
50ns
• Single power supply of SV±lO% with a built-in
VBil generator
PIN CONNECTION (TOP VIEW)
Plastic DIP
Plastic SOJ Plastic ZIP
• Low Power:
38Smt.] MAX. Operating (TC5ll00lP / J /Z-85)
330mW XAX. Operating (TC5ll00lP/J/Z-10)
275mt.; MAX. Operating (TC5ll00lP / J /Z-12)
5.5mW HAX. Standby
• Output unlatched at cycle end allows
two-dimensional chip selection
• Common I/O capability using "EARLY
WRITE" operatior:.
• Read-Modify-t';rite, CAS before RAS re-
fresh, RA'S-only refresh, Hidden refre,<;;l,
Nibble Mode and Test Mode capability
• All inputs and output TTL compatible
• 512 refrewh cycles/8ms
• Package Plastic DIP: TC5ll00lP
Plastic SOJ: TC5ll00lJ
Plastic ZIP: TC5lIOOlZ
BLOCK DIAGRAr~
DIN 1
WRITE
RAS
TP'
A2
A3
Vss
DOUT
CAS
A9
AS
A7
AI5
A~
A4.
~
ftAS
TP'
N.C.
26 Vss
~ ~T
23 N.C.
22 A9
AO AS
Al A7
A2 A6
A:l A5
VCC '---___ ~ A4.
.
AD "'A9
CAS
DIN
DOUT
RAS
WRITE
VCC
VSS
TF
N.C.
Address Inputs
Column Address Strobe
Data In
Data Out
Row Address Strobe
Read/Write Input
Power (+5V)
Ground
Test Function
No Connection
AO
Al
A2
A:l
A~
A5
A6
A7
AS
A9
-A-105 -

PagesPages 20
Télécharger [ TC511001J-12 ]


Fiche technique recommandé

No Description détaillée Fabricant
TC511001J-10 DRAM Toshiba
Toshiba
TC511001J-12 DRAM Toshiba
Toshiba

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche