|
|
Numéro de référence | CD4042BM | ||
Description | Quad Clocked D Latch | ||
Fabricant | National Semiconductor | ||
Logo | |||
1 Page
March 1988
CD4042BM CD4042BC Quad Clocked D Latch
General Description
The CD4042BM CD4042BC quad clocked ‘‘D’’ latch is a
monolithic complementary MOS (CMOS) integrated circuit
constructed with P- and N-channel enhancement mode
transistors The outputs Q and Q either latch or follow the
data input depending on the clock level which is pro-
grammed by the polarity input For polarity e 0 the informa-
tion present at the data input is transferred to Q and Q
during 0 clock level and for polarity e 1 the transfer occurs
during the 1 clock level When a clock transition occurs
(positive for polarity e 0 and negative for polarity e 1) the
information present at the input during the clock transition is
retained at the outputs until an opposite clock transition oc-
curs
Features
Y Wide supply voltage range
Y High noise immunity
Y Low power TTL
compatibility
Y Clock polarity control
Y Fully buffered data inputs
Y Q and Q outputs
3 0V to 15V
0 45 VDD (typ )
Fan out of 2 driving 74L
or 1 driving 74LS
Connection Diagram
Dual-In-Line Package
Truth Table
Clock
0
L
1
K
Polarity
0
0
1
1
Q
D
Latch
D
Latch
Order Number CD4042B
Top View
Logic Diagrams
TL F 5966 – 1
TL F 5966 – 2
C1995 National Semiconductor Corporation TL F 5966
TL F 5966 – 4
TL F 5966 – 3
RRD-B30M105 Printed in U S A
|
|||
Pages | Pages 6 | ||
Télécharger | [ CD4042BM ] |
No | Description détaillée | Fabricant |
CD4042B | Quad Clocked D Latch | RCA |
CD4042B | Quad Clocked D Latch | Texas Instruments |
CD4042BC | Quad Clocked D Latch | National Semiconductor |
CD4042BM | Quad Clocked D Latch | National Semiconductor |
US18650VTC5A | Lithium-Ion Battery | Sony |
TSPC106 | PCI Bus Bridge Memory Controller | ATMEL |
TP9380 | NPN SILICON RF POWER TRANSISTOR | Advanced Semiconductor |
www.DataSheetWiki.com | 2020 | Contactez-nous | Recherche |