|
|
Numéro de référence | CD4027BC | ||
Description | Dual J-K Master/Slave Flip-Flop with Set and Reset | ||
Fabricant | National Semiconductor | ||
Logo | |||
1 Page
February 1988
CD4027BM CD4027BC Dual J-K Master Slave
Flip-Flop with Set and Reset
General Description
These dual J-K flip-flops are monolithic complementary
MOS (CMOS) integrated circuits constructed with N- and P-
channel enhancement mode transistors Each flip-flop has
independent J K set reset and clock inputs and buffered
Q and Q outputs These flip-flops are edge sensitive to the
clock input and change state on the positive-going transition
of the clock pulses Set or reset is independent of the clock
and is accomplished by a high level on the respective input
All inputs are protected against damage due to static dis-
charge by diode clamps to VDD and VSS
Features
Y Wide supply voltage range
Y High noise immunity
Y Low power TTL
compatibility
Y Low power
Y Medium speed operation
3 0V to 15V
0 45 VDD (typ )
Fan out of 2 driving 74L
or 1 driving 74LS
50 nW (typ )
12 MHz (typ )
with 10V supply
Schematic and Connection Diagrams
Dual-In-Line Package
TL F 5958 – 1
Order Number CD4027B
Top View
C1995 National Semiconductor Corporation TL F 5958
TL F 5958 – 2
RRD-B30M105 Printed in U S A
|
|||
Pages | Pages 6 | ||
Télécharger | [ CD4027BC ] |
No | Description détaillée | Fabricant |
CD4027B | CMOS DUAL J-K MASTER-SLAVER FLIP-FLOP | RCA |
CD4027B | CMOS DUAL J-K MASTER-SLAVER FLIP-FLOP | Texas Instruments |
CD4027BC | Dual J-K Master/Slave Flip-Flop with Set and Reset | National Semiconductor |
CD4027BC | Dual J-K Master/Slave Flip-Flop | Fairchild Semiconductor |
US18650VTC5A | Lithium-Ion Battery | Sony |
TSPC106 | PCI Bus Bridge Memory Controller | ATMEL |
TP9380 | NPN SILICON RF POWER TRANSISTOR | Advanced Semiconductor |
www.DataSheetWiki.com | 2020 | Contactez-nous | Recherche |